main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 18h ago
viewers ad7689acpz: viewers · Ray 18h ago
ad7689acpz-etched.glb Publish 0.1.0 · Ray 18h ago
ad7689acpz-etched.step ad7689acpz: factory component page (tier=mfr) · Ray 18h ago
ad7689acpz-hero.glb ad7689acpz: hero GLB from the etched model (keeps the MPN mark) · Ray 18h ago
ad7689acpz-hero.overlay.json Publish 0.1.0 · Ray 18h ago
ad7689acpz.glb Publish 0.1.0 · Ray 18h ago
ad7689acpz.kicad_mod Publish 0.1.0 · Ray 18h ago
ad7689acpz.kicad_sym Publish 0.1.0 · Ray 18h ago
ad7689acpz.lbr Publish 0.1.0 · Ray 18h ago
ad7689acpz.step Publish 0.1.0 · Ray 18h ago
package.json Publish 0.1.0 · Ray 18h ago
page.json Set visibility: public · Ray 18h ago
README.md Publish 0.1.0 · Ray 18h ago
verification.json Verified: Published by the parts factory: tier mfr, 21 pins · Ray 18h ago

AD7689ACPZ

Analog Devices · Analog To Digital Converters (ADCs) · LFCSP-20(4x4)

AD7689ACPZ from Analog Devices, in a LFCSP-20(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Power supply, nominally 2.5 V to 5.5 V when using an external reference and decoupled with 10 μF and 100 nF capacitors; minimum 3.0 V with the internal 2.5 V reference and 4.5 V with the internal 4.096 V reference.
2 REF bidirectional Reference input/output; with the internal reference enabled it produces a selectable 2.5 V or 4.096 V system reference and needs a 10 μF decoupling capacitor placed as close to REF as possible.
3 REFIN bidirectional Internal reference output/reference buffer input; the internal reference requires 0.1 μF decoupling, and when the buffer is used the source must be between 0.5 V and (VDD − 0.5 V).
4 GND power_in Power supply ground.
5 GND power_in Power supply ground.
6 IN4 passive Analog input channel 4 (AD7689).
7 IN5 passive Analog input channel 5 (AD7689).
8 IN6 passive Analog input channel 6 (AD7689).
9 IN7 passive Analog input channel 7 (AD7689).
10 COM passive Common channel input; all input channels IN[7:0] can be referenced to a common-mode point of 0 V or VREF/2 V.
11 CNV input Conversion input; a rising edge initiates the conversion, and if CNV is held low during conversion the busy indicator is enabled.
12 DIN input Data input used to write the 14-bit configuration register, which can be written during and after conversion.
13 SCK input Serial data clock input that clocks out data on SDO and clocks in data on DIN, MSB first.
14 SDO output Serial data output carrying the conversion result synchronized to SCK; straight binary in unipolar modes and twos complement in bipolar modes.
15 VIO power_in Input/output interface digital power, nominally at the host interface supply of 1.8 V, 2.5 V, 3 V, or 5 V.
16 IN0 passive Analog input channel 0.
17 IN1 passive Analog input channel 1 (AD7689).
18 IN2 passive Analog input channel 2 (AD7689).
19 IN3 passive Analog input channel 3 (AD7689).
20 VDD power_in Power supply, nominally 2.5 V to 5.5 V when using an external reference and decoupled with 10 μF and 100 nF capacitors; minimum 3.0 V with the internal 2.5 V reference and 4.5 V with the internal 4.096 V reference.
21 EPAD unconnected Exposed pad, not connected internally; for increased solder joint reliability it is recommended to solder it to the system ground plane.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package LFCSP-20(4x4)
Category Data Converters
Pins 21

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Integral Linearity Error INL -4 4 LSB 3
Gain Error -32 32 LSB 3
Gain Error Match -2 2 LSB 3
Gain Error Temperature Drift -1 1 ppm/°C 3
Offset Error -32 32 LSB VDD = 4.5 V to 5.5 V 3
Offset Error Match -2 2 LSB 3
Offset Error Temperature Drift -1 1 ppm/°C 3
Power Supply Sensitivity -1.5 1.5 LSB VDD = 5 V ± 5% 3
Differential Linearity Error DNL -1 1.5 LSB 3
Conversion Rate, Full Bandwidth 0 250 kSPS VDD = 4.5 V to 5.5 V 3
Conversion Rate, Full Bandwidth 0 200 kSPS VDD = 2.3 V to 4.5 V 3
Conversion Rate, 1/4 Bandwidth 0 62.5 kSPS VDD = 4.5 V to 5.5 V 3
Conversion Rate, 1/4 Bandwidth 0 50 kSPS VDD = 2.3 V to 4.5 V 3
Transient Response 1.8 µs Full-scale step, full bandwidth 3
Transient Response 14.5 µs Full-scale step, 1/4 bandwidth 3
Dynamic Range 90.5 93.8 dB 3
Signal-to-Noise Ratio (SNR) SNR 90 92.5 93.5 dB fIN = 20 kHz, VREF = 5 V 3
Signal-to-Noise Ratio (SNR) SNR 89 91 92.3 dB fIN = 20 kHz, VREF = 4.096 V, internal REF 3
Signal-to-Noise Ratio (SNR) SNR 86 87.5 88.8 dB fIN = 20 kHz, VREF = 2.5 V, internal REF 3
Analog Input CMRR CMRR 68 dB Input frequency (fIN) = 250 kHz 3
Leakage Current at 25°C 1 nA Acquisition phase 3
Supply voltage VDD VDD 2.3 5.5 V All specifications, TA = −40°C to +85°C, unless otherwise noted 3
VIO interface supply VIO 1.8 V VIO = 1.8 V to VDD 3
Operating temperature range TA -40 85 °C Operation specified from −40°C to +85°C 1
Analog input voltage, INx and COM -0.3 V Referenced to GND; upper limit VDD + 0.3 V or VDD 10
Analog input current, INx -130 130 mA 10
REF, REFIN voltage -0.3 V Referenced to GND; upper limit VDD + 0.3 V 10
VDD, VIO to GND -0.3 7 V 10
VIO to VDD -0.3 V Upper limit VDD + 0.3 V 10
DIN, CNV, SCK to GND -0.3 V Upper limit VIO + 0.3 V 10
SDO to GND -0.3 V Upper limit VIO + 0.3 V 10
Storage temperature range -65 150 °C 10
Junction temperature 150 °C 10
Thermal impedance, junction-to-ambient θJA 48 °C/W LFCSP 10
Thermal impedance, junction-to-case θJC 4.4 °C/W LFCSP 10
Internal reference drift -10 10 ppm/°C Internal reference, typical drift 24

CAD (KiCad official)

  • Symbol: AD7689ACPZ
  • Footprint: Package_DFN_QFN:QFN-20-1EP_4x4mm_P0.5mm_EP2.5x2.5mm
  • 3D model: LFCSP-20(4x4) (KiCad packages3D, STEP)
  • 3D model files: ad7689acpz-etched.step / ad7689acpz-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ad7689acpz.step / ad7689acpz.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (37 pp, sha256 028312fc80ae8a4b, retrieved 2026-11-02, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF