component
AD7367BRUZ
Public Made by Adomby adom
Analog Devices Analog To Digital Converters (ADCs), TSSOP-24. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290
{
"slug": "ad7367bruz",
"version": "0.1.0",
"type": "component",
"description": "Analog Devices Analog To Digital Converters (ADCs), TSSOP-24. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"data converters",
"ad7367bruz",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"ad7367bruz.kicad_sym",
"ad7367bruz.kicad_mod",
"ad7367bruz.glb",
"ad7367bruz.step",
"ad7367bruz.lbr",
"docs/hero.png",
"docs/ad7367bruz-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"ad7367bruz-hero.glb",
"ad7367bruz-hero.overlay.json",
"ad7367bruz-etched.glb"
],
"component": {
"mpn": "AD7367BRUZ",
"manufacturer": "Analog Devices",
"package": "TSSOP-24",
"pin_count": 24,
"category": "Data Converters",
"subcategory": "Analog To Digital Converters (ADCs)",
"datasheet": "https://www.analog.com/media/en/technical-documentation/data-sheets/AD7366_7367.pdf",
"parts": {
"symbol": "ad7367bruz.kicad_sym",
"footprint": "ad7367bruz.kicad_mod",
"model_3d": "ad7367bruz-hero.glb",
"model_3d_plain": "ad7367bruz-etched.glb",
"model_3d_step": "ad7367bruz-etched.step",
"model_3d_step_plain": "ad7367bruz.step",
"lbr": "ad7367bruz.lbr"
},
"distributor_links": {
"lcsc": "C398821",
"digikey": "505-AD7367BRUZ-ND",
"mouser": "584-AD7367BRUZ"
},
"distributor_check": {
"checked_at": "2026-11-02T16:41:17Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "505-AD7367BRUZ-ND",
"status": "found"
},
"mouser": {
"pn": "584-AD7367BRUZ",
"status": "found"
}
},
"pins": [
{
"number": "1",
"name": "DOUTA",
"type": "output",
"description": "Serial data output for ADC A, clocked out on the falling edge of SCLK, with 14 SCLK cycles required to read a 14-bit AD7367 result MSB first."
},
{
"number": "2",
"name": "VDRIVE",
"type": "power_in",
"description": "Logic power supply input with a range of 2.7 V to 5.25 V that must never exceed DVCC or AVCC by more than 0.3 V, and must be at least 4.75 V to reach 1 MSPS for the AD7367."
},
{
"number": "3",
"name": "DVCC",
"type": "power_in",
"description": "Digital supply voltage of 4.75 V to 5.25 V that should be shorted to AVCC and decoupled to DGND with 10 µF and 100 nF capacitors."
},
{
"number": "4",
"name": "RANGE1",
"type": "input",
"description": "Logic input for analog input range selection that sets the input range together with RANGE0 per Table 8."
},
{
"number": "5",
"name": "RANGE0",
"type": "input",
"description": "Logic input for analog input range selection that sets the input range together with RANGE1 per Table 8."
},
{
"number": "6",
"name": "ADDR",
"type": "input",
"description": "Multiplexer select logic input that chooses Channel 1 or Channel 2 of both ADCs, latched on the rising edge of BUSY."
},
{
"number": "7",
"name": "AGND",
"type": "power_in",
"description": "Analog ground reference for all analog circuitry, which must not be more than 0.3 V from DGND even on a transient basis."
},
{
"number": "8",
"name": "AVCC",
"type": "power_in",
"description": "Analog supply for the ADC cores with a range of 4.75 V to 5.25 V, decoupled to AGND with 10 µF and 100 nF capacitors."
},
{
"number": "9",
"name": "DCAPA",
"type": "passive",
"description": "Reference buffer decoupling pin for ADC A that takes a 680 nF capacitor and can be driven by an external 3 V reference when REFSEL is low."
},
{
"number": "10",
"name": "VSS",
"type": "power_in",
"description": "Negative high-voltage analog supply that must be less than −11.5 V for all analog input ranges and be decoupled with 10 µF and 100 nF capacitors."
},
{
"number": "11",
"name": "VA1",
"type": "input",
"description": "Single-ended analog input channel 1 of ADC A whose range is set by RANGE0 and RANGE1."
},
{
"number": "12",
"name": "VA2",
"type": "input",
"description": "Single-ended analog input channel 2 of ADC A whose range is set by RANGE0 and RANGE1."
},
{
"number": "13",
"name": "VB2",
"type": "input",
"description": "Single-ended analog input channel 2 of ADC B whose range is set by RANGE0 and RANGE1."
},
{
"number": "14",
"name": "VB1",
"type": "input",
"description": "Single-ended analog input channel 1 of ADC B whose range is set by RANGE0 and RANGE1."
},
{
"number": "15",
"name": "VDD",
"type": "power_in",
"description": "Positive high-voltage analog supply that must be greater than 11.5 V for all analog input ranges and be decoupled with 10 µF and 100 nF capacitors."
},
{
"number": "16",
"name": "DCAPB",
"type": "passive",
"description": "Reference buffer decoupling pin for ADC B that takes a 680 nF capacitor and can accept an external 3 V reference when REFSEL is low."
},
{
"number": "17",
"name": "AGND",
"type": "power_in",
"description": "Second analog ground pin that must connect to the system AGND plane and stay within 0.3 V of DGND."
},
{
"number": "18",
"name": "REFSEL",
"type": "input",
"description": "Logic input that selects the on-chip 2.5 V reference when tied high or an external reference via DCAPA/DCAPB when tied to GND."
},
{
"number": "19",
"name": "CS",
"type": "input",
"description": "Active-low chip select that frames the serial transfer and enables the DOUTA and DOUTB outputs when low."
},
{
"number": "20",
"name": "SCLK",
"type": "input",
"description": "Serial clock logic input that clocks out conversion data from the device."
},
{
"number": "21",
"name": "CNVST",
"type": "input",
"description": "Edge-triggered conversion start input whose falling edge starts a conversion and whose low level at end of conversion puts the part into power-down."
},
{
"number": "22",
"name": "BUSY",
"type": "output",
"description": "Busy output that goes high when a conversion starts and stays high until the conversion completes."
},
{
"number": "23",
"name": "DOUTB",
"type": "output",
"description": "Serial data output for ADC B, clocked out on the falling edge of SCLK, which also carries the second ADC result when CS is held low for a further 14 SCLK cycles."
},
{
"number": "24",
"name": "DGND",
"type": "power_in",
"description": "Digital ground reference for all digital circuitry that must be within 0.3 V of AGND even on a transient basis."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: Figure 2 pin diagram text is scrambled in the extracted datasheet, so pin numbers were taken from Ta"
],
"pages_sent": 8,
"cost_usd": 0.0261,
"at": "2026-11-02T16:40:59"
},
"datasheet": {
"url": "https://www.analog.com/media/en/technical-documentation/data-sheets/AD7366_7367.pdf",
"pages": 28,
"sha256": "73011d26fda7310e",
"source_tier": "mfr"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 24,
"described": 24,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "ad7367bruz.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.4,
7.8,
0.97
],
"zmin_mm": 0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "706322f42d9793ebf28d5b80100a68bfa8769998a00b78acadf7af937fc1454f",
"checked": "2026-11-02",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "ad7367bruz-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.4,
7.8,
0.97
],
"zmin_mm": 0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "428cec9c43186501c4862becb1381d9ce3a05d5e5be530202d76cc88aba83ad3",
"checked": "2026-11-02",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}