Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

AD587JRZ

Analog Devices · Voltage References · SOIC-8

AD587JRZ from Analog Devices, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 TP unconnected Internal factory test point; no connection, leave floating.
2 +VIN power_in Input voltage; the line regulation spec applies for 13.5 V ≤ +VIN ≤ 36 V, the absolute maximum is 36 V to ground, and the part needs less than 4 mA quiescent current from a 15 V supply.
3 TP unconnected Internal factory test point; no connection, leave floating.
4 GND power_in Ground reference pin; the output is short-circuit tolerant to ground (indefinite) and the pin can also serve as the −10 V output in the negative reference configuration.
5 TRIM passive Fine trim of the output voltage, allowing an offset of up to 300 mV using the optional trim network in Figure 4 with minimal effect on other characteristics.
6 VOUT power_out 10 V precision reference output; it tolerates a short to ground indefinitely and a short to +VIN only momentarily.
7 TP unconnected Internal factory test point; no connection, leave floating.
8 NOISE REDUCTION passive Noise reduction pin where an external capacitor to ground forms a low-pass filter with the internal RS; a 1 µF capacitor gives a 3 dB point at 40 Hz and reduces broadband noise to about 160 µV p-p, at the cost of a slower turn-on (about 400 ms to 0.01%).

Key specifications

Parameter Value
Manufacturer Analog Devices
Package SOIC-8
Category Power Management ICs
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
OUTPUT VOLTAGE 9.99 10.01 V TA = 25°C, VIN = 15 V 3
OUTPUT VOLTAGE DRIFT 20 ppm/°C 0°C to 70°C 3
GAIN ADJUSTMENT -1 3 % TA = 25°C, VIN = 15 V 3
LINE REGULATION -100 100 μV/V 13.5 V ≤ +VIN ≤ 36 V, TMIN to TMAX 3
LOAD REGULATION (sourcing) -100 100 μV/mA 0 mA < IOUT < 10 mA, TMIN to TMAX 3
LOAD REGULATION (sinking) -200 200 μV/mA −10 mA < IOUT < 0 mA, TMIN to TMAX; SOIC (R-8) value per footnote 2 3
QUIESCENT CURRENT 2 4 mA TA = 25°C, VIN = 15 V 3
SHORT-CIRCUIT CURRENT-TO-GROUND 30 70 mA TA = 25°C, VIN = 15 V 3
SHORT-CIRCUIT CURRENT-TO-+VIN 30 70 mA TA = 25°C, VIN = 15 V 3
LONG-TERM STABILITY -15 15 ppm/1000 hr 3
TEMPERATURE RANGE, Specified Performance (J, K) 0 70 °C 3
TEMPERATURE RANGE, Operating Performance (J, K) -40 85 °C 3
+VIN to Ground +VIN 36 V 4
Power Dissipation (25°C) 500 mW 25°C 4
Storage Temperature Range -65 150 °C 4
Lead Temperature (Soldering) 300 °C 10 sec 4
Package Thermal Resistance θJC θJC 22 °C/W 4
Package Thermal Resistance θJA θJA 110 °C/W 4

CAD (KiCad official)

  • Symbol: AD587JRZ
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: ad587jrz-etched.step / ad587jrz-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ad587jrz.step / ad587jrz.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (12 pp, sha256 1139e164a170c212, retrieved 2026-10-29, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF