← Commit history

ad5663armz: factory component page (tier=lcsc)

Ray ·4da97acf8a ·1mo ago ·parent c4bf3a4
1 file changed +170−8
page.json+170−8
@@ -1,13 +1,180 @@ {+  "schema_version": 1,+  "type": "component",   "slug": "ad5663armz",+  "title": "AD5663ARMZ",+  "brief": "Analog Devices Digital To Analog Converters (DACs), MSOP-10. Datasheet-verified pinout, KiCad symbol/footprint/3D.",   "version": "0.1.0",-  "type": "component",-  "description": "Analog Devices Digital To Analog Converters (DACs), MSOP-10. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "license": "CC-BY-SA-4.0",   "tags": [     "component",     "adc-dac-data conversion",     "ad5663armz"   ],+  "component": {+    "mpn": "AD5663ARMZ",+    "manufacturer": "Analog Devices",+    "package": "MSOP-10",+    "pin_count": 10,+    "category": "ADC/DAC/Data Conversion",+    "subcategory": "Digital To Analog Converters (DACs)",+    "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588886105286717440",+    "parts": {+      "symbol": "ad5663armz.kicad_sym",+      "footprint": "ad5663armz.kicad_mod",+      "model_3d": "ad5663armz.glb",+      "model_3d_step": "ad5663armz.step",+      "lbr": "ad5663armz.lbr"+    },+    "distributor_links": {},+    "pins": [+      {+        "number": "1",+        "name": "VOUTA",+        "type": "output",+        "description": "Analog output voltage from DAC A. Buffered rail-to-rail output; range 0 V to VDD (2.7 V to 5.5 V)."+      },+      {+        "number": "2",+        "name": "VOUTB",+        "type": "output",+        "description": "Analog output voltage from DAC B. Buffered rail-to-rail output; range 0 V to VDD."+      },+      {+        "number": "3",+        "name": "GND",+        "type": "power_in",+        "description": "Ground reference point for all circuitry on the device."+      },+      {+        "number": "4",+        "name": "LDAC",+        "type": "input",+        "description": "Active-low load DAC input. Pulsing this pin low updates any or all DAC registers if the input registers have new data, allowing simultaneous update of all DAC outputs. May be tied permanently low. Minimum pulse-width low tLDAC = 10 ns."+      },+      {+        "number": "5",+        "name": "CLR",+        "type": "input",+        "description": "Asynchronous active-low clear input, falling-edge sensitive. When CLR is activated, zero scale is loaded to all input and DAC registers, forcing outputs to 0 V. While CLR is low, all LDAC pulses are ignored."+      },+      {+        "number": "6",+        "name": "SYNC",+        "type": "input",+        "description": "Active-low frame synchronization / chip select for the SPI serial interface. When SYNC goes low, the SCLK and DIN buffers power up and the input shift register is enabled. Data is transferred on the 24 SCLK falling edges after the SYNC falling edge."+      },+      {+        "number": "7",+        "name": "SCLK",+        "type": "input",+        "description": "Serial clock input. Data is clocked into the 24-bit input shift register on the falling edge of SCLK at rates up to 50 MHz."+      },+      {+        "number": "8",+        "name": "DIN",+        "type": "input",+        "description": "Serial data input. 24-bit shift register clocked on the falling edge of SCLK; MSB first (DB23..DB0)."+      },+      {+        "number": "9",+        "name": "VDD",+        "type": "power_in",+        "description": "Power supply input, 2.7 V to 5.5 V. Decouple with a 10 uF capacitor in parallel with a 0.1 uF capacitor to GND. Typical IDD ~250 uA at 5 V, ~200 uA at 3 V."+      },+      {+        "number": "10",+        "name": "VREF",+        "type": "input",+        "description": "External reference voltage input for both DACs. Range 0.75 V to VDD; typical reference input current 170 uA, input impedance ~26 kOhm."+      }+    ],+    "provenance": {+      "extractor": "ds2sf",+      "datasheet": {+        "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588886105286717440",+        "pages": 24,+        "sha256": "3d6924ca13680137",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 10,+        "described": 10,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "metadata": {+    "specs": {+      "Manufacturer": "Analog Devices",+      "Package": "MSOP-10",+      "Category": "ADC/DAC/Data Conversion",+      "Pins": "10"+    }+  },+  "variants": [+    {+      "mpn": "AD5663ARMZ",+      "kind": "packaging"+    },+    {+      "mpn": "AD5663ARMZ-REEL7",+      "kind": "packaging"+    },+    {+      "mpn": "AD5663ARMZBRMZ",+      "kind": "packaging"+    },+    {+      "mpn": "AD5663ARMZBRMZ-REEL7",+      "kind": "packaging"+    },+    {+      "mpn": "AD5663ARMZ-1",+      "kind": "packaging"+    },+    {+      "mpn": "AD5663ARMZ-1REEL7",+      "kind": "packaging"+    },+    {+      "mpn": "AD5663ARMZBRMZ-1",+      "kind": "packaging"+    },+    {+      "mpn": "AD5663ARMZBRMZ-1REEL7",+      "kind": "packaging"+    },+    {+      "mpn": "AD5663ARMZACPZ-REEL7",+      "kind": "packaging"+    },+    {+      "mpn": "AD5663ARMZBCPZ-REEL7",+      "kind": "packaging"+    }+  ],+  "sections": [+    "hero",+    "viewers",+    "readme",+    "breadcrumbs",+    "info"+  ],+  "discovery_triggers": [+    "ad5663armz"+  ],+  "discovery_pitch": "AD5663ARMZ (Analog Devices) component page with datasheet-verified CAD.",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  },   "dependencies": {},   "hero": {     "type": "image",@@ -25,10 +192,5 @@     "docs/ad5663armz-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ],-  "visibility": "public",-  "author": {-    "name": "Ray",-    "email": "[email protected]"-  }+  ] }\ No newline at end of file