Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

AD5337ARMZ-REEL7

Analog Devices · Digital To Analog Converters (DACs) · MSOP-8

AD5337ARMZ-REEL7 from Analog Devices, in a MSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Power supply input; the part operates from 2.5 V to 5.5 V and the supply should be decoupled to GND.
2 VOUTA output Buffered analog output voltage from DAC A, with rail-to-rail output amplifier operation.
3 VOUTB output Buffered analog output voltage from DAC B, with rail-to-rail output amplifier operation.
4 REFIN input Reference input pin for the two DACs, with an input range of 0.25 V to VDD.
5 GND power_in Ground reference point for all circuitry on the part.
6 SDA bidirectional Serial data line used with SCL to clock data into or out of the 16-bit input shift register; it is an open-drain line that must be pulled to the supply with an external pull-up resistor.
7 SCL input Serial clock line used with SDA to clock data into or out of the 16-bit input shift register; clock rates up to 400 kbps are supported in the 2-wire interface.
8 A0 input Address input that sets the least significant bit of the 7-bit slave address.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package MSOP-8
Category Data Converters
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Relative Accuracy -1 0.15 1 LSB 3
Differential Nonlinearity DNL -0.25 0.02 0.25 LSB Guaranteed monotonic by design over all codes 3
Offset Error -3 0.4 3 % of FSR 3
Gain Error -1 0.15 1 % of FSR 3
Lower Deadband 20 60 mV Lower deadband exists only if offset error is negative 3
Offset Error Drift -12 ppm of FSR/°C 3
Gain Error Drift -5 ppm of FSR/°C 3
Power Supply Rejection Ratio -60 dB ΔVDD = ±10% 3
DC Crosstalk 200 μV RL = 2 kΩ to GND or VDD 3
VREF Input Range VREF 0.25 V 3
VREF Input Impedance 37 45 kΩ Normal operation 3
VREF Input Impedance (power-down) 10 MΩ Power-down mode 3
Reference Feedthrough -90 dB Frequency = 10 kHz 3
Minimum Output Voltage 0.001 V Measure of the minimum drive capabilities of the output amplifier 3
DC Output Impedance 0.5 Ω 3
Short-Circuit Current 25 mA VDD = 5 V 3
Short-Circuit Current 16 mA VDD = 3 V 3
Power-Up Time 2.5 μs Coming out of power-down mode, VDD = 5 V 3
Power-Up Time 5 μs Coming out of power-down mode, VDD = 3 V 3
Input Current (A0) -1 1 μA 4
Input Low Voltage (A0) VIL 0.8 V VDD = 5 V ± 10% 4
Input Low Voltage (A0) VIL 0.6 V VDD = 3 V ± 10% 4
Input Low Voltage (A0) VIL 0.5 V VDD = 2.5 V 4
Input High Voltage (A0) VIH 2.4 V VDD = 5 V ± 10% 4
Input High Voltage (A0) VIH 2.1 V VDD = 3 V ± 10% 4
Input High Voltage (A0) VIH 2 V VDD = 2.5 V 4
Pin Capacitance (A0) 3 pF 4
Input Leakage Current (SCL, SDA) IIN -1 1 μA 4
Input Capacitance (SCL, SDA) CIN 8 pF 4
Glitch Rejection 50 ns Input filtering suppresses noise spikes of less than 50 ns 4
Output Low Voltage (SDA) VOL 0.4 V ISINK = 3 mA 4
Output Low Voltage (SDA) VOL 0.6 V ISINK = 6 mA 4
Three-State Leakage Current (SDA) -1 1 μA 4
Three-State Output Capacitance (SDA) 8 pF 4
Supply Voltage VDD 2.5 5.5 V 4
Normal Mode Supply Current IDD 300 375 μA VIH = VDD and VIL = GND; VDD = 4.5 V to 5.5 V 4
Normal Mode Supply Current IDD 250 350 μA VIH = VDD and VIL = GND; VDD = 2.5 V to 3.6 V 4
Power-Down Mode Supply Current IDD 0.2 1 μA VIH = VDD and VIL = GND; VDD = 4.5 V to 5.5 V 4
Power-Down Mode Supply Current during readback IDD 4 μA During readback on SDA, VDD = 4.5 V to 5.5 V 4
Power-Down Mode Supply Current IDD 0.08 1 μA VIH = VDD and VIL = GND; VDD = 2.5 V to 3.6 V 4
Power-Down Mode Supply Current during readback IDD 1.5 μA During readback on SDA, VDD = 2.5 V to 3.6 V 4
Output Voltage Settling Time (AD5337) 6 8 μs VREF = VDD = 5 V; 1/4 scale to 3/4 scale change (0x40 to 0xC0) 5
Slew Rate 0.7 V/μs 5
Major Code Transition Glitch Energy 12 nV-s 1 LSB change around major carry 5
Digital Feedthrough 1 nV-s 5
Digital Crosstalk 1 nV-s 5
DAC-to-DAC Crosstalk 3 nV-s 5
Multiplying Bandwidth 200 kHz VREF = 2 V ± 0.1 V p-p 5
Total Harmonic Distortion THD -70 dB VREF = 2.5 V ± 0.1 V p-p, frequency = 10 kHz 5
Supply Voltage to GND (absolute maximum) VDD -0.3 7 V TA = 25°C 7
Operating Temperature Range -40 105 °C Industrial (B Version) 7
Storage Temperature Range -65 150 °C 7
Junction Temperature (TJ max) TJ 150 °C 7
Thermal Impedance junction-to-ambient θJA 206 °C/W MSOP package 7
Thermal Impedance junction-to-case θJC 44 °C/W MSOP package 7

CAD (KiCad official)

  • Symbol: AD5337ARMZ-REEL7
  • Footprint: Package_SO:MSOP-8_3x3mm_P0.65mm
  • 3D model: MSOP-8 (KiCad packages3D, STEP)
  • 3D model files: ad5337armz-reel7-etched.step / ad5337armz-reel7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ad5337armz-reel7.step / ad5337armz-reel7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (28 pp, sha256 2895a5b266ebc1cb, retrieved 2026-10-28, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF