component
AD5318ARUZ-REEL7
Public Made by Adomby adom
Analog Devices Digital To Analog Converters (DAC), TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781
{
"schema_version": 1,
"type": "component",
"slug": "ad5318aruz-reel7",
"title": "AD5318ARUZ-REEL7",
"brief": "Analog Devices Digital To Analog Converters (DAC), TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"version": "0.1.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"data acquisition",
"ad5318aruz-reel7",
"factory-2.0.0",
"extractor-text"
],
"component": {
"mpn": "AD5318ARUZ-REEL7",
"manufacturer": "Analog Devices",
"package": "TSSOP-16",
"pin_count": 16,
"category": "Data Acquisition",
"subcategory": "Digital To Analog Converters (DAC)",
"datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590224653315698688",
"parts": {
"symbol": "ad5318aruz-reel7.kicad_sym",
"footprint": "ad5318aruz-reel7.kicad_mod",
"model_3d": "ad5318aruz-reel7-hero.glb",
"model_3d_plain": "ad5318aruz-reel7-etched.glb",
"model_3d_step": "ad5318aruz-reel7-etched.step",
"model_3d_step_plain": "ad5318aruz-reel7.step",
"lbr": "ad5318aruz-reel7.lbr"
},
"distributor_links": {
"lcsc": "C515875",
"digikey": "AD5318ARUZ-REEL7TR-ND",
"mouser": "584-AD5318ARUZ-R7"
},
"distributor_check": {
"checked_at": "2026-10-21T01:18:13Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "AD5318ARUZ-REEL7TR-ND",
"status": "found"
},
"mouser": {
"pn": "584-AD5318ARUZ-R7",
"status": "found"
}
},
"pins": [
{
"number": "1",
"name": "LDAC",
"type": "input",
"description": "This active low control input transfers the contents of the input registers to their respective DAC registers, and it may alternatively be tied permanently low."
},
{
"number": "2",
"name": "SYNC",
"type": "input",
"description": "Active low frame synchronization input: data is clocked in on the falling edges of the following 16 clocks, and a rising edge of SYNC before the 16th falling edge causes the write sequence to be ignored."
},
{
"number": "3",
"name": "VDD",
"type": "power_in",
"description": "Power supply input that can be operated from 2.5 V to 5.5 V and should be decoupled with a 10 μF capacitor in parallel with a 0.1 μF capacitor to GND."
},
{
"number": "4",
"name": "VOUTA",
"type": "output",
"description": "Buffered analog output voltage from DAC A, with an output amplifier that has rail-to-rail operation."
},
{
"number": "5",
"name": "VOUTB",
"type": "output",
"description": "Buffered analog output voltage from DAC B, with an output amplifier that has rail-to-rail operation."
},
{
"number": "6",
"name": "VOUTC",
"type": "output",
"description": "Buffered analog output voltage from DAC C, with an output amplifier that has rail-to-rail operation."
},
{
"number": "7",
"name": "VOUTD",
"type": "output",
"description": "Buffered analog output voltage from DAC D, with an output amplifier that has rail-to-rail operation."
},
{
"number": "8",
"name": "VREFABCD",
"type": "input",
"description": "Reference input for DACs A, B, C and D, with an input range of 0.25 V to VDD in unbuffered mode and 1 V to VDD in buffered mode."
},
{
"number": "9",
"name": "VREFEFGH",
"type": "input",
"description": "Reference input for DACs E, F, G and H, with an input range of 0.25 V to VDD in unbuffered mode and 1 V to VDD in buffered mode."
},
{
"number": "10",
"name": "VOUTE",
"type": "output",
"description": "Buffered analog output voltage from DAC E, with an output amplifier that has rail-to-rail operation."
},
{
"number": "11",
"name": "VOUTF",
"type": "output",
"description": "Buffered analog output voltage from DAC F, with an output amplifier that has rail-to-rail operation."
},
{
"number": "12",
"name": "VOUTG",
"type": "output",
"description": "Buffered analog output voltage from DAC G, with an output amplifier that has rail-to-rail operation."
},
{
"number": "13",
"name": "VOUTH",
"type": "output",
"description": "Buffered analog output voltage from DAC H, with an output amplifier that has rail-to-rail operation."
},
{
"number": "14",
"name": "GND",
"type": "power_in",
"description": "Ground reference point for all circuitry on the part."
},
{
"number": "15",
"name": "DIN",
"type": "input",
"description": "Serial data input to a 16-bit shift register, clocked in on the falling edge of SCLK; the DIN input buffer is powered down after each write cycle."
},
{
"number": "16",
"name": "SCLK",
"type": "input",
"description": "Serial clock input, with data clocked into the input shift register on the falling edge at rates up to 30 MHz; the SCLK input buffer is powered down after each write cycle."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [],
"pages_sent": 10,
"cost_usd": 0.0596,
"at": "2026-10-21T01:15:32"
},
"datasheet": {
"url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590224653315698688",
"pages": 28,
"sha256": "54d929c54190959e",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 16,
"described": 16,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "ad5318aruz-reel7.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.4,
5,
1.1
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "6ad5e98224d02a427d9a6b929a28dbc158b9925fba5adec12db05079f1016948",
"checked": "2026-10-21",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "ad5318aruz-reel7-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.4,
5,
1.1
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "6c40ad9452bcb84f78df64cc5e402793d610ac93c64653d61640417ae9471a3d",
"checked": "2026-10-21",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
},
"metadata": {
"specs": {
"Manufacturer": "Analog Devices",
"Package": "TSSOP-16",
"Category": "Data Acquisition",
"Pins": "16"
},
"characteristics": {
"version": 1,
"source": "datasheet",
"datasheet_sha256": "54d929c54190959e3cc25d1b0f0f6f32db5ae4a79c2226bde8ca039f8985731a",
"rows": [
{
"name": "Relative Accuracy (AD5318, A version)",
"symbol": "",
"kind": "electrical",
"unit": "LSB",
"min": -4,
"typ": 0.5,
"max": 4,
"conditions": "",
"source_page": 4,
"source": "datasheet"
},
{
"name": "Differential Nonlinearity (AD5318, A version)",
"symbol": "",
"kind": "electrical",
"unit": "LSB",
"min": -0.5,
"typ": 0.05,
"max": 0.5,
"conditions": "Guaranteed monotonic by design over all codes",
"source_page": 4,
"source": "datasheet"
},
{
"name": "Offset Error",
"symbol": "",
"kind": "electrical",
"unit": "mV",
"min": -60,
"typ": 5,
"max": 60,
"conditions": "VDD = 4.5 V, gain = 2, see Figure 27 and Figure 28",
"source_page": 4,
"source": "datasheet"
},
{
"name": "Gain Error",
"symbol": "",
"kind": "electrical",
"unit": "% of FSR",
"min": -1.25,
"typ": 0.3,
"max": 1.25,
"conditions": "VDD = 4.5 V, gain = 2, see Figure 27 and Figure 28",
"source_page": 4,
"source": "datasheet"
},
{
"name": "Lower Deadband",
"symbol": "",
"kind": "electrical",
"unit": "mV",
"min": null,
"typ": 10,
"max": 60,
"conditions": "Lower deadband exists only if offset error is negative, see Figure 27",
"source_page": 4,
"source": "datasheet"
},
{
"name": "Upper Deadband",
"symbol": "",
"kind": "electrical",
"unit": "mV",
"min": null,
"typ": 10,
"max": 60,
"conditions": "Upper deadband exists only if VREF = VDD and offset plus gain error is positive, see Figure 28",
"source_page": 4,
"source": "datasheet"
},
{
"name": "VREF Input Range (buffered reference mode)",
"symbol": "VREF",
"kind": "recommended_operating",
"unit": "V",
"min": 1,
"typ": null,
"max": null,
"conditions": "Buffered reference mode; printed upper limit is VDD",
"source_page": 4,
"source": "datasheet"
},
{
"name": "VREF Input Range (unbuffered reference mode)",
"symbol": "VREF",
"kind": "recommended_operating",
"unit": "V",
"min": 0.25,
"typ": null,
"max": null,
"conditions": "Unbuffered reference mode; printed upper limit is VDD",
"source_page": 4,
"source": "datasheet"
},
{
"name": "VREF Input Impedance (RDAC), buffered and power-down mode",
"symbol": "RDAC",
"kind": "electrical",
"unit": "MΩ",
"min": 10,
"typ": null,
"max": null,
"conditions": "Buffered reference mode and power-down mode",
"source_page": 4,
"source": "datasheet"
},
{
"name": "VREF Input Impedance (RDAC), unbuffered, 0 V to VREF output range",
"symbol": "RDAC",
"kind": "electrical",
"unit": "kΩ",
"min": 37,
"typ": null,
"max": 45,
"conditions": "Unbuffered reference mode, 0 V to VREF output range",
"source_page": 4,
"source": "datasheet"
},
{
"name": "VREF Input Impedance (RDAC), unbuffered, 0 V to 2 VREF output range",
"symbol": "RDAC",
"kind": "electrical",
"unit": "kΩ",
"min": 18,
"typ": null,
"max": 22,
"conditions": "Unbuffered reference mode, 0 V to 2 VREF output range",
"source_page": 4,
"source": "datasheet"
},
{
"name": "Minimum Output Voltage",
"symbol": "",
"kind": "electrical",
"unit": "V",
"min": 0.001,
"typ": null,
"max": null,
"conditions": "Drive capability of the output amplifier",
"source_page": 4,
"source": "datasheet"
},
{
"name": "Input Current",
"symbol": "",
"kind": "electrical",
"unit": "μA",
"min": -1,
"typ": null,
"max": 1,
"conditions": "",
"source_page": 5,
"source": "datasheet"
},
{
"name": "VIL, Input Low Voltage",
"symbol": "VIL",
"kind": "electrical",
"unit": "V",
"min": null,
"typ": null,
"max": 0.8,
"conditions": "VDD = 5 V ± 10%",
"source_page": 5,
"source": "datasheet"
},
{
"name": "VIL, Input Low Voltage",
"symbol": "VIL",
"kind": "electrical",
"unit": "V",
"min": null,
"typ": null,
"max": 0.7,
"conditions": "VDD = 2.5 V",
"source_page": 5,
"source": "datasheet"
},
{
"name": "VIH, Input High Voltage",
"symbol": "VIH",
"kind": "electrical",
"unit": "V",
"min": 1.7,
"typ": null,
"max": null,
"conditions": "VDD = 2.5 V to 5.5 V, TTL and CMOS compatible",
"source_page": 5,
"source": "datasheet"
},
{
"name": "Supply Voltage",
"symbol": "VDD",
"kind": "recommended_operating",
"unit": "V",
"min": 2.5,
"typ": null,
"max": 5.5,
"conditions": "",
"source_page": 5,
"source": "datasheet"
},
{
"name": "IDD (Normal Mode)",
"symbol": "IDD",
"kind": "electrical",
"unit": "mA",
"min": null,
"typ": 1,
"max": 1.8,
"conditions": "VIH = VDD and VIL = GND; VDD = 4.5 V to 5.5 V; all DACs in unbuffered mode, in buffered mode",
"source_page": 5,
"source": "datasheet"
},
{
"name": "IDD (Normal Mode)",
"symbol": "IDD",
"kind": "electrical",
"unit": "mA",
"min": null,
"typ": 0.7,
"max": 1.5,
"conditions": "VIH = VDD and VIL = GND; VDD = 2.5 V to 3.6 V",
"source_page": 5,
"source": "datasheet"
},
{
"name": "IDD (Power-Down Mode)",
"symbol": "IDD",
"kind": "electrical",
"unit": "μA",
"min": null,
"typ": 0.4,
"max": 1,
"conditions": "VIH = VDD and VIL = GND; all eight DACs powered down; VDD = 4.5 V to 5.5 V",
"source_page": 5,
"source": "datasheet"
},
{
"name": "IDD (Power-Down Mode)",
"symbol": "IDD",
"kind": "electrical",
"unit": "μA",
"min": null,
"typ": 0.12,
"max": 1,
"conditions": "VIH = VDD and VIL = GND; all eight DACs powered down; VDD = 2.5 V to 3.6 V",
"source_page": 5,
"source": "datasheet"
},
{
"name": "Output Voltage Settling Time (AD5318)",
"symbol": "",
"kind": "electrical",
"unit": "μs",
"min": null,
"typ": 7,
"max": 9,
"conditions": "VREF = VDD = 5 V; 1/4 scale to 3/4 scale change (0x100 To 0x300)",
"source_page": 5,
"source": "datasheet"
},
{
"name": "SCLK cycle time",
"symbol": "t1",
"kind": "timing",
"unit": "ns",
"min": 33,
"typ": null,
"max": null,
"conditions": "SCLK cycle time",
"source_page": 6,
"source": "datasheet"
},
{
"name": "SCLK high time",
"symbol": "t2",
"kind": "timing",
"unit": "ns",
"min": 13,
"typ": null,
"max": null,
"conditions": "SCLK high time",
"source_page": 6,
"source": "datasheet"
},
{
"name": "SCLK low time",
"symbol": "t3",
"kind": "timing",
"unit": "ns",
"min": 13,
"typ": null,
"max": null,
"conditions": "SCLK low time",
"source_page": 6,
"source": "datasheet"
},
{
"name": "SYNC to SCLK falling edge setup time",
"symbol": "t4",
"kind": "timing",
"unit": "ns",
"min": 13,
"typ": null,
"max": null,
"conditions": "Temperature range (A, B version): −40°C to +105°C",
"source_page": 6,
"source": "datasheet"
},
{
"name": "SYNC to SCLK falling edge setup time",
"symbol": "t4",
"kind": "timing",
"unit": "ns",
"min": 15,
"typ": null,
"max": null,
"conditions": "Temperature range (A, B version): −40°C to +125°C",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Data set up time",
"symbol": "t5",
"kind": "timing",
"unit": "ns",
"min": 5,
"typ": null,
"max": null,
"conditions": "Data set up time",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Data hold time",
"symbol": "t6",
"kind": "timing",
"unit": "ns",
"min": 4.5,
"typ": null,
"max": null,
"conditions": "Data hold time",
"source_page": 6,
"source": "datasheet"
},
{
"name": "SCLK falling edge to SYNC rising edge",
"symbol": "t7",
"kind": "timing",
"unit": "ns",
"min": 0,
"typ": null,
"max": null,
"conditions": "SCLK falling edge to SYNC rising edge",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Minimum SYNC high time",
"symbol": "t8",
"kind": "timing",
"unit": "ns",
"min": 50,
"typ": null,
"max": null,
"conditions": "Minimum SYNC high time",
"source_page": 6,
"source": "datasheet"
},
{
"name": "LDAC pulse width",
"symbol": "t9",
"kind": "timing",
"unit": "ns",
"min": 20,
"typ": null,
"max": null,
"conditions": "LDAC pulse width",
"source_page": 6,
"source": "datasheet"
},
{
"name": "SCLK falling edge to LDAC rising edge",
"symbol": "t10",
"kind": "timing",
"unit": "ns",
"min": 20,
"typ": null,
"max": null,
"conditions": "SCLK falling edge to LDAC rising edge",
"source_page": 6,
"source": "datasheet"
},
{
"name": "SCLK falling edge to LDAC falling edge",
"symbol": "t11",
"kind": "timing",
"unit": "ns",
"min": 0,
"typ": null,
"max": null,
"conditions": "SCLK falling edge to LDAC falling edge",
"source_page": 6,
"source": "datasheet"
},
{
"name": "VDD to GND",
"symbol": "VDD",
"kind": "absolute_maximum",
"unit": "V",
"min": -0.3,
"typ": null,
"max": 7,
"conditions": "TA = 25°C",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Digital Input Voltage to GND",
"symbol": "",
"kind": "absolute_maximum",
"unit": "V",
"min": -0.3,
"typ": null,
"max": null,
"conditions": "TA = 25°C; printed upper limit is VDD + 0.3 V",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Reference Input Voltage to GND",
"symbol": "",
"kind": "absolute_maximum",
"unit": "V",
"min": -0.3,
"typ": null,
"max": null,
"conditions": "TA = 25°C; printed upper limit is VDD + 0.3 V",
"source_page": 7,
"source": "datasheet"
},
{
"name": "VOUTA–VOUTD to GND",
"symbol": "",
"kind": "absolute_maximum",
"unit": "V",
"min": -0.3,
"typ": null,
"max": null,
"conditions": "TA = 25°C; printed upper limit is VDD + 0.3 V",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Operating Temperature Range (Industrial, A and B version)",
"symbol": "",
"kind": "recommended_operating",
"unit": "°C",
"min": -40,
"typ": null,
"max": 125,
"conditions": "",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Storage Temperature Range",
"symbol": "",
"kind": "absolute_maximum",
"unit": "°C",
"min": -65,
"typ": null,
"max": 150,
"conditions": "",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Junction Temperature (TJ MAX)",
"symbol": "TJ MAX",
"kind": "absolute_maximum",
"unit": "°C",
"min": null,
"typ": null,
"max": 150,
"conditions": "",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Thermal Impedance, 16-Lead TSSOP",
"symbol": "θJA",
"kind": "thermal",
"unit": "°C/W",
"min": null,
"typ": 150.4,
"max": null,
"conditions": "",
"source_page": 7,
"source": "datasheet"
}
]
}
},
"variants": [],
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"ad5318aruz-reel7"
],
"discovery_pitch": "AD5318ARUZ-REEL7 (Analog Devices) component page: datasheet pinout, KiCad symbol, footprint and 3D.",
"author": {
"name": "Ray",
"email": "[email protected]"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"ad5318aruz-reel7.kicad_sym",
"ad5318aruz-reel7.kicad_mod",
"ad5318aruz-reel7.glb",
"ad5318aruz-reel7.step",
"ad5318aruz-reel7.lbr",
"docs/hero.png",
"docs/ad5318aruz-reel7-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"ad5318aruz-reel7-hero.glb",
"ad5318aruz-reel7-hero.overlay.json",
"ad5318aruz-reel7-etched.glb"
],
"visibility": {
"public": true
}
}