Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

AD5262BRUZ20-RL7

Analog Devices · Digital Potentiometers · TSSOP-16

AD5262BRUZ20-RL7 from Analog Devices, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SDO tri_state Serial data output; open-drain transistor requires external pull-up resistor for daisy-chain operation.
2 A1 passive End A terminal of RDAC 1; voltage range VSS to VDD.
3 W1 passive Wiper (cursor) terminal of RDAC 1 selected when address bit A0 = 0; voltage range VSS to VDD.
4 B1 passive End B terminal of RDAC 1; voltage range VSS to VDD.
5 VDD power_in Positive power supply; rated 5 V or 15 V operation with
6 SHDN input Active-low shutdown control input; opens end A and connects wiper W to end B for minimal quiescent current.
7 CLK input Serial clock input, rising-edge triggered; maximum frequency 25 MHz for SPI-compatible interface.
8 SDI input Serial data input; MSB-first 9-bit transfers with address bit A0 followed by 8 data bits for SPI interface.
9 CS input Chip select input, active-low; data latches to target RDAC register on rising edge based on address bit A0.
10 PR input Active-low preset input; forces all RDAC registers to 0x80 to set cursor to midscale position.
11 GND power_in Digital ground reference; connects to PCB common ground for digital circuit return path.
12 VSS power_in Negative power supply; rated 0 V or -5 V operation with
13 VL power_in Logic supply voltage; 2.7 V to 5.5 V range; must equal control microcontroller logic voltage level.
14 B2 passive End B terminal of RDAC 2; voltage range VSS to VDD.
15 W2 passive Wiper (cursor) terminal of RDAC 2 selected when address bit A0 = 1; voltage range VSS to VDD.
16 A2 passive End A terminal of RDAC 2; voltage range VSS to VDD.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package TSSOP-16
Category Data Acquisition
Pins 16

CAD (KiCad official)

  • Symbol: AD5262BRUZ20-RL7
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: ad5262bruz20-rl7-etched.step / ad5262bruz20-rl7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ad5262bruz20-rl7.step / ad5262bruz20-rl7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (24 pp, sha256 93e68d0836e617e1, retrieved 2026-09-18, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF