component
AD5143BCPZ100-RL7
Public Made by Adomby adom
Analog Devices Digital Potentiometers, LFCSP-16(3x3). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownAD5143BCPZ100-RL7
Analog Devices · Digital Potentiometers · LFCSP-16(3x3)
AD5143BCPZ100-RL7 from Analog Devices, in a LFCSP-16(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | A1 | passive | Terminal A of RDAC1, with VSS ≤ VA ≤ VDD. |
| 2 | W1 | passive | Wiper terminal of RDAC1, with VSS ≤ VW ≤ VDD. |
| 3 | B1 | passive | Terminal B of RDAC1, with VSS ≤ VB ≤ VDD. |
| 4 | W3 | passive | Wiper terminal of RDAC3, with VSS ≤ VW ≤ VDD. |
| 5 | B3 | passive | Terminal B of RDAC3, with VSS ≤ VB ≤ VDD. |
| 6 | VSS | power_in | Negative power supply; decouple with 0.1 µF ceramic and 10 µF capacitors. |
| 7 | A2 | passive | Terminal A of RDAC2, with VSS ≤ VA ≤ VDD. |
| 8 | W2 | passive | Wiper terminal of RDAC2, with VSS ≤ VW ≤ VDD. |
| 9 | B2 | passive | Terminal B of RDAC2, with VSS ≤ VB ≤ VDD. |
| 10 | W4 | passive | Wiper terminal of RDAC4, with VSS ≤ VW ≤ VDD. |
| 11 | B4 | passive | Terminal B of RDAC4, with VSS ≤ VB ≤ VDD. |
| 12 | VDD | power_in | Positive power supply; decouple with 0.1 µF ceramic and 10 µF capacitors. |
| 13 | SCL | input | I2C serial clock line; data is clocked in at the logic low transition. |
| 14 | SDA | bidirectional | I2C serial data input/output. |
| 15 | ADDR | input | Programmable address pin for multiple package decoding. |
| 16 | GND | power_in | Ground pin, logic ground reference. |
| 17 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Analog Devices |
| Package | LFCSP-16(3x3) |
| Category | ADC/DAC/Data Conversion |
| Pins | 17 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Nominal Resistor Tolerance | ΔRAB/RAB | -8 | 1 | 8 | % | 5 | |
| Resistance Temperature Coefficient | (ΔRAB/RAB)/ΔT × 10^6 | 35 | ppm/°C | Code = full scale | 5 | ||
| Resistor Integral Nonlinearity | R-INL | -1 | 0.1 | 1 | LSB | RAB = 100 kΩ, VDD ≥ 2.7 V | 5 |
| Resistor Integral Nonlinearity | R-INL | -2 | 0.5 | 2 | LSB | RAB = 100 kΩ, VDD < 2.7 V | 5 |
| Resistor Differential Nonlinearity | R-DNL | -0.5 | 0.2 | 0.5 | LSB | 5 | |
| Wiper Resistance | RW | 130 | 400 | Ω | Code = zero scale, RAB = 100 kΩ | 5 | |
| Bottom Scale or Top Scale Resistance | RBS or RTS | 60 | 230 | Ω | RAB = 100 kΩ | 5 | |
| Nominal Resistance Match | RAB1/RAB2 | -1 | 0.2 | 1 | % | Code = full scale | 5 |
| Integral Nonlinearity | INL | -0.5 | 0.1 | 0.5 | LSB | RAB = 100 kΩ | 5 |
| Differential Nonlinearity | DNL | -0.5 | 0.2 | 0.5 | LSB | 5 | |
| Full-Scale Error | VWFSE | -1 | 0.2 | 1 | LSB | RAB = 100 kΩ | 5 |
| Zero-Scale Error | VWZSE | 0.5 | 1 | LSB | RAB = 100 kΩ | 6 | |
| Voltage Divider Temperature Coefficient | (ΔVW/VW)/ΔT × 10^6 | 5 | ppm/°C | Code = half scale | 6 | ||
| Maximum Continuous Current IA, IB, IW | -1.5 | 1.5 | mA | RAB = 100 kΩ | 6 | ||
| Common-Mode Leakage Current | -500 | 15 | 500 | nA | VA = VW = VB | 6 | |
| Output Low Voltage | VOL | 0.4 | V | ISINK = 3 mA | 6 | ||
| Output Low Voltage | VOL | 0.6 | V | ISINK = 6 mA | 6 | ||
| Three-State Leakage Current | -1 | 1 | µA | 6 | |||
| Single-Supply Power Range | VDD | 2.3 | 5.5 | V | VSS = GND | 6 | |
| Dual-Supply Power Range | VDD/VSS | 2.25 | 2.75 | V | ± | 6 | |
| Positive Supply Current | IDD | 0.7 | 5.5 | µA | VIH = VDD or VIL = GND, VDD = 5.5 V | 6 | |
| Positive Supply Current | IDD | 400 | nA | VIH = VDD or VIL = GND, VDD = 2.3 V | 6 | ||
| Negative Supply Current | ISS | -5.5 | -0.7 | µA | VIH = VDD or VIL = GND | 6 | |
| EEPROM Store Current | IDD_EEPROM_STORE | 2 | mA | VIH = VDD or VIL = GND | 6 | ||
| EEPROM Read Current | IDD_EEPROM_READ | 320 | µA | VIH = VDD or VIL = GND | 6 | ||
| Power Dissipation | PDISS | 3.5 | µW | VIH = VDD or VIL = GND | 6 | ||
| Power Supply Rejection Ratio | PSRR | -66 | -60 | dB | ∆VDD/∆VSS = VDD ± 10%, code = full scale | 6 | |
| Capacitance A, Capacitance B | CA, CB | 12 | pF | f = 1 MHz, measured to GND, code = half scale, RAB = 100 kΩ | 6 | ||
| Capacitance W | CW | 5 | pF | f = 1 MHz, measured to GND, code = half scale, RAB = 100 kΩ | 6 | ||
| Bandwidth | BW | 0.43 | MHz | -3 dB, RAB = 100 kΩ | 6 | ||
| Total Harmonic Distortion | THD | -90 | dB | VDD/VSS = ±2.5 V, VA = 1 V rms, VB = 0 V, f = 1 kHz, RAB = 100 kΩ | 6 | ||
| Resistor Noise Density | eN_WB | 20 | nV/√Hz | Code = half scale, TA = 25°C, f = 10 kHz, RAB = 100 kΩ | 7 | ||
| VW Settling Time | tS | 12 | µs | VA = 5 V, VB = 0 V, zero scale to full scale, ±0.5 LSB error band, RAB = 100 kΩ | 7 | ||
| Crosstalk (CW1/CW2) | CT | 25 | nV-sec | RAB = 100 kΩ | 7 | ||
| Analog Crosstalk | CTA | -90 | dB | 7 | |||
| Serial clock frequency (standard mode) | fSCL | 100 | kHz | Standard mode | 7 | ||
| Serial clock frequency (fast mode) | fSCL | 400 | kHz | Fast mode | 7 | ||
| SCL high time (fast mode) | t1 | 0.6 | µs | Fast mode | 7 | ||
| SCL low time (fast mode) | t2 | 1.3 | µs | Fast mode | 7 | ||
| Data setup time (fast mode) | t3 | 100 | ns | Fast mode | 7 | ||
| Memory program time | tEEPROM_PROGRAM | 15 | 50 | ms | 8 | ||
| Memory readback time | tEEPROM_READBACK | 7 | 30 | µs | 8 | ||
| Power-on EEPROM restore time | tPOWER_UP | 75 | µs | Maximum time after VDD − VSS is equal to 2.3 V | 8 | ||
| Reset EEPROM restore time | tRESET | 30 | µs | 8 | |||
| VDD to GND | VDD | -0.3 | 7 | V | TA = 25°C | 9 | |
| VSS to GND | VSS | -7 | 0.3 | V | TA = 25°C | 9 | |
| VDD to VSS | 7 | V | TA = 25°C | 9 | |||
| Operating Temperature Range | TA | -40 | 125 | °C | Includes programming of EEPROM memory | 9 | |
| Maximum Junction Temperature | TJ | 150 | °C | 9 | |||
| Storage Temperature Range | -65 | 150 | °C | 9 | |||
| Reflow Peak Temperature | 260 | °C | Time at peak temperature 20 sec to 40 sec | 9 | |||
| FICDM | 1.5 | kV | 9 | ||||
| Junction to ambient thermal resistance | θJA | 75.4 | °C/W | 16-Lead LFCSP | 9 | ||
| Junction to board thermal resistance | θJB | 33.4 | °C/W | 16-Lead LFCSP | 9 |
CAD (KiCad official)
- Symbol:
AD5143BCPZ100-RL7 - Footprint:
Package_DFN_QFN:QFN-16-1EP_3x3mm_P0.5mm_EP1.7x1.7mm - 3D model: LFCSP-16(3x3) (KiCad packages3D, STEP)
- 3D model files:
ad5143bcpz100-rl7-etched.step/ad5143bcpz100-rl7-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ad5143bcpz100-rl7.step/ad5143bcpz100-rl7.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Analog Devices datasheet (24 pp, sha256
1ee8950c9cfffee6, retrieved 2026-10-31, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).