main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 3d ago
viewers ad5062brjz-2500rl7: viewers · Ray 3d ago
ad5062brjz-2500rl7-etched.glb Publish 0.1.0 · Ray 3d ago
ad5062brjz-2500rl7-etched.step ad5062brjz-2500rl7: factory component page (tier=mfr) · Ray 3d ago
ad5062brjz-2500rl7-hero.glb ad5062brjz-2500rl7: hero GLB from the etched model (keeps the MPN mark) · Ray 3d ago
ad5062brjz-2500rl7-hero.overlay.json Publish 0.1.0 · Ray 3d ago
ad5062brjz-2500rl7.glb Publish 0.1.0 · Ray 3d ago
ad5062brjz-2500rl7.kicad_mod Publish 0.1.0 · Ray 3d ago
ad5062brjz-2500rl7.kicad_sym Publish 0.1.0 · Ray 3d ago
ad5062brjz-2500rl7.lbr Publish 0.1.0 · Ray 3d ago
ad5062brjz-2500rl7.step Publish 0.1.0 · Ray 3d ago
package.json Publish 0.1.0 · Ray 3d ago
page.json Set visibility: public · Ray 3d ago
README.md Publish 0.1.0 · Ray 3d ago
verification.json Verified: Published by the parts factory: tier mfr, 8 pins · Ray 3d ago

AD5062BRJZ-2500RL7

Analog Devices · Digital To Analog Converters (DACs) · SOT-23-8

AD5062BRJZ-2500RL7 from Analog Devices, in a SOT-23-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 DIN input Serial data input to a 24-bit shift register, with data clocked in on the falling edge of the serial clock.
2 VDD power_in Power supply input operable from 2.7 V to 5.5 V, which should be decoupled to GND.
3 VREF power_in External reference voltage input for the DAC.
4 VOUT output Analog output voltage from the DAC.
5 AGND power_in Ground reference point for the analog circuitry.
6 DACGND power_in Ground input to the DAC.
7 SYNC input Active-low, level-triggered frame sync input; the DAC updates after the 24th clock unless SYNC goes high first, which aborts the write as an interrupt.
8 SCLK input Serial clock input, with data clocked on the falling edge at rates up to 30 MHz.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package SOT-23-8
Category ADC/DAC/Data Conversion
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Relative Accuracy (INL) INL -1 1 LSB −40°C to +85°C, B grade 3
Total Unadjusted Error (TUE) -800 800 μV −40°C to +85°C, B grade 3
Differential Nonlinearity (DNL) DNL -1 1 LSB Guaranteed monotonic; −40°C to +85°C, B grade 3
Gain Error -0.02 0.02 % of FSR TA = −40°C to +85°C B grade 3
Full-Scale Error -800 800 μV All 1s loaded to DAC register, B grade; TA = −40°C to +85°C 3
Output Voltage Range VOUT 0 V Unipolar operation 3
VREF Input Range VREF 2 V 3
Input Current (Power-Down) -0.1 0.1 μA Zero-scale loaded 3
Input Current (Normal) -0.5 0.5 μA 3
Input Current (logic inputs) -2 2 μA Total current flowing into all pins 3
Input Low Voltage VIL 0.8 V VDD = 4.5 V to 5.5 V 3
Input High Voltage VIH 2 V VDD = 2.7 V to 5.5 V 3
Input High Voltage VIH 1.8 V VDD = 2.7 V to 3.6 V 3
Supply Voltage VDD 2.7 5.5 V All digital inputs at 0 V or VDD 4
IDD (Normal Mode) IDD 0.65 0.7 mA DAC active and excluding load current; VDD = 2.7 V to 5.5 V; VIN = VDD and VIL = GND, VDD = 5.5 V, VREF = 4.096 V, code = midscale 4
IDD (All Power-Down Modes) IDD 1 μA VDD = 2.5 V to 5.5 V; VIH = VDD and VIL = GND; VDD = 5.5 V, VREF = 4.096 V, code = midscale 4
Power Supply Rejection Ratio (PSRR) PSRR 0.5 LSB ΔVDD ± 10%, VDD = 5 V, unloaded 4
SCLK cycle time t1 33 ns 5
SCLK high time t2 5 ns 5
SCLK low time t3 3 ns 5
SYNC to SCLK falling edge setup time t4 10 ns 5
Data setup time t5 3 ns 5
Data hold time t6 2 ns 5
SCLK falling edge to SYNC rising edge t7 0 ns 5
Minimum SYNC high time t8 12 ns 5
SYNC rising edge to next SCLK fall ignore t9 9 ns 5
VDD to GND VDD -0.3 7 V 6
Digital Input Voltage to GND -0.3 V 6
VOUT to GND VOUT -0.3 V 6
VREF to GND VREF -0.3 V 6
Operating Temperature Range (Industrial B grade) -40 85 °C 6
Storage Temperature Range -65 150 °C 6
Maximum Junction Temperature 150 °C 6
Reflow Soldering (Pb-free) Peak Temperature 260 °C 6
Reflow Soldering Time-at-Peak Temperature 10 40 sec 6
θJA Thermal Impedance θJA 206 °C/W SOT-23 package 6
θJc Thermal Impedance θJc 44 °C/W SOT-23 package 6

CAD (KiCad official)

  • Symbol: AD5062BRJZ-2500RL7
  • Footprint: Package_TO_SOT_SMD:SOT-23-8
  • 3D model: SOT-23-8 (KiCad packages3D, STEP)
  • 3D model files: ad5062brjz-2500rl7-etched.step / ad5062brjz-2500rl7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ad5062brjz-2500rl7.step / ad5062brjz-2500rl7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (20 pp, sha256 a64e208c8f5bf0ff, retrieved 2026-10-30, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF