component
AD2S1210WDSTZRL7
Public Made by Adomby adom
Analog Devices ADCs/DACs - Special Purpose, LQFP-48(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121
{
"schema_version": 1,
"type": "component",
"slug": "ad2s1210wdstzrl7",
"title": "AD2S1210WDSTZRL7",
"brief": "Analog Devices ADCs/DACs - Special Purpose, LQFP-48(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"version": "0.1.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"data acquisition",
"ad2s1210wdstzrl7",
"factory-2.0.0",
"extractor-text"
],
"component": {
"mpn": "AD2S1210WDSTZRL7",
"manufacturer": "Analog Devices",
"package": "LQFP-48(7x7)",
"pin_count": 48,
"category": "Data Acquisition",
"subcategory": "ADCs/DACs - Special Purpose",
"datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8589836614035288064",
"parts": {
"symbol": "ad2s1210wdstzrl7.kicad_sym",
"footprint": "ad2s1210wdstzrl7.kicad_mod",
"model_3d": "ad2s1210wdstzrl7-hero.glb",
"model_3d_plain": "ad2s1210wdstzrl7-etched.glb",
"model_3d_step": "ad2s1210wdstzrl7-etched.step",
"model_3d_step_plain": "ad2s1210wdstzrl7.step",
"lbr": "ad2s1210wdstzrl7.lbr"
},
"distributor_links": {
"lcsc": "C459871",
"digikey": "505-AD2S1210WDSTZRL7TR-ND",
"mouser": "584-AD2S1210WDSTZR7"
},
"distributor_check": {
"checked_at": "2026-10-20T18:40:00Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "505-AD2S1210WDSTZRL7TR-ND",
"status": "found",
"lifecycle": "Active"
},
"mouser": {
"pn": "584-AD2S1210WDSTZR7",
"status": "found"
}
},
"pins": [
{
"number": "1",
"name": "RES1",
"type": "input",
"description": "Resolution Select 1 logic input that, together with RES0, programs the converter resolution."
},
{
"number": "2",
"name": "CS",
"type": "input",
"description": "Active-low chip select logic input; the device is enabled when CS is held low."
},
{
"number": "3",
"name": "RD",
"type": "input",
"description": "Edge-triggered logic input that, with SOE high, acts as frame sync and output enable for parallel outputs DB15 to DB0 (enabled when CS and RD are low); hold high when SOE is low."
},
{
"number": "4",
"name": "WR/FSYNC",
"type": "input",
"description": "Edge-triggered logic input that, with SOE high, is the input enable for DB7 to DB0 (CS and WR/FSYNC low); with SOE low it is the frame sync and enable for the serial data bus."
},
{
"number": "5",
"name": "DGND",
"type": "power_in",
"description": "Digital ground reference; may be tied to the AGND plane and must stay within 0.3 V of AGND even on transients."
},
{
"number": "6",
"name": "DVDD",
"type": "power_in",
"description": "Digital supply voltage, 4.75 V to 5.25 V, within 0.3 V of AVDD even on transients."
},
{
"number": "7",
"name": "CLKIN",
"type": "input",
"description": "Clock input for a crystal/oscillator or single-ended clock, specified from 6.144 MHz to 10.24 MHz."
},
{
"number": "8",
"name": "XTALOUT",
"type": "output",
"description": "Crystal output used with CLKIN; treat as no connect when a single-ended clock source drives CLKIN."
},
{
"number": "9",
"name": "SOE",
"type": "input",
"description": "Serial Output Enable logic input: low selects the serial interface, high selects the parallel interface."
},
{
"number": "10",
"name": "SAMPLE",
"type": "input",
"description": "Sample Result logic input; a high-to-low transition transfers position and velocity data to their registers and updates the fault register."
},
{
"number": "11",
"name": "DB15/SDO",
"type": "tri_state",
"description": "With SOE high, DB15 three-state data output controlled by CS and RD; with SOE low, serial data output clocked out on the rising edge of SCLK."
},
{
"number": "12",
"name": "DB14/SDI",
"type": "bidirectional",
"description": "With SOE high, DB14 three-state data output controlled by CS and RD; with SOE low, serial data input clocked in on the falling edge of SCLK."
},
{
"number": "13",
"name": "DB13/SCLK",
"type": "bidirectional",
"description": "In parallel mode DB13 three-state data output controlled by CS and RD; in serial mode the serial clock input."
},
{
"number": "14",
"name": "DB12",
"type": "tri_state",
"description": "Data Bit 12, three-state data output controlled by CS and RD."
},
{
"number": "15",
"name": "DB11",
"type": "tri_state",
"description": "Data Bit 11, three-state data output controlled by CS and RD."
},
{
"number": "16",
"name": "DB10",
"type": "tri_state",
"description": "Data Bit 10, three-state data output controlled by CS and RD."
},
{
"number": "17",
"name": "DB9",
"type": "tri_state",
"description": "Data Bit 9, three-state data output controlled by CS and RD."
},
{
"number": "18",
"name": "VDRIVE",
"type": "power_in",
"description": "Logic power supply input setting the interface voltage, 2.3 V to 5.25 V, never exceeding AVDD or DVDD by more than 0.3 V; decouple to DGND."
},
{
"number": "19",
"name": "DGND",
"type": "power_in",
"description": "Digital ground reference; may be tied to the AGND plane and must stay within 0.3 V of AGND even on transients."
},
{
"number": "20",
"name": "DB8",
"type": "tri_state",
"description": "Data Bit 8, three-state data output controlled by CS and RD."
},
{
"number": "21",
"name": "DB7",
"type": "bidirectional",
"description": "Data Bit 7, three-state data input/output controlled by CS, RD and WR/FSYNC."
},
{
"number": "22",
"name": "DB6",
"type": "bidirectional",
"description": "Data Bit 6, three-state data input/output controlled by CS, RD and WR/FSYNC."
},
{
"number": "23",
"name": "DB5",
"type": "bidirectional",
"description": "Data Bit 5, three-state data input/output controlled by CS, RD and WR/FSYNC."
},
{
"number": "24",
"name": "DB4",
"type": "bidirectional",
"description": "Data Bit 4, three-state data input/output controlled by CS, RD and WR/FSYNC."
},
{
"number": "25",
"name": "DB3",
"type": "bidirectional",
"description": "Data Bit 3, three-state data input/output controlled by CS, RD and WR/FSYNC."
},
{
"number": "26",
"name": "DB2",
"type": "bidirectional",
"description": "Data Bit 2, three-state data input/output controlled by CS, RD and WR/FSYNC."
},
{
"number": "27",
"name": "DB1",
"type": "bidirectional",
"description": "Data Bit 1, three-state data input/output controlled by CS, RD and WR/FSYNC."
},
{
"number": "28",
"name": "DB0",
"type": "bidirectional",
"description": "Data Bit 0, three-state data input/output controlled by CS, RD and WR/FSYNC."
},
{
"number": "29",
"name": "A",
"type": "output",
"description": "Incremental encoder emulation output A, free running and valid if the resolver input signals are valid."
},
{
"number": "30",
"name": "B",
"type": "output",
"description": "Incremental encoder emulation output B, free running and valid if the resolver input signals are valid."
},
{
"number": "31",
"name": "NM",
"type": "output",
"description": "North marker incremental encoder emulation output, free running and valid if the resolver input signals are valid."
},
{
"number": "32",
"name": "DIR",
"type": "output",
"description": "Direction logic output for the encoder emulation outputs, high for increasing angular rotation."
},
{
"number": "33",
"name": "RESET",
"type": "input",
"description": "Reset logic input; an external signal must hold it low until VDD is within the 4.75 V to 5.25 V operating range."
},
{
"number": "34",
"name": "LOT",
"type": "output",
"description": "Loss of Tracking logic output, indicated by a logic low and not latched."
},
{
"number": "35",
"name": "DOS",
"type": "output",
"description": "Degradation of Signal logic output, low when a resolver input exceeds the DOS threshold or sine/cosine amplitude mismatch occurs."
},
{
"number": "36",
"name": "A1",
"type": "input",
"description": "Mode Select 1 logic input that, with A0, selects the operating mode."
},
{
"number": "37",
"name": "A0",
"type": "input",
"description": "Mode Select 0 logic input that, with A1, selects the operating mode."
},
{
"number": "38",
"name": "EXC",
"type": "output",
"description": "Analog sinusoidal excitation output to the resolver, with frequency programmable via the excitation frequency register."
},
{
"number": "39",
"name": "EXC_N",
"type": "output",
"description": "Analog complement excitation output (EXC complement) to the resolver, with frequency programmable via the excitation frequency register."
},
{
"number": "40",
"name": "AGND",
"type": "power_in",
"description": "Analog ground reference for analog inputs and external references; must stay within 0.3 V of DGND even on transients."
},
{
"number": "41",
"name": "SIN",
"type": "input",
"description": "Positive analog input of the SIN/SINLO differential pair, input range 2.3 V p-p to 4.0 V p-p."
},
{
"number": "42",
"name": "SINLO",
"type": "input",
"description": "Negative analog input of the SIN/SINLO differential pair, input range 2.3 V p-p to 4.0 V p-p."
},
{
"number": "43",
"name": "AVDD",
"type": "power_in",
"description": "Analog supply voltage, 4.75 V to 5.25 V, within 0.3 V of DVDD even on transients."
},
{
"number": "44",
"name": "COSLO",
"type": "input",
"description": "Negative analog input of the COS/COSLO differential pair, input range 2.3 V p-p to 4.0 V p-p."
},
{
"number": "45",
"name": "COS",
"type": "input",
"description": "Positive analog input of the COS/COSLO differential pair, input range 2.3 V p-p to 4.0 V p-p."
},
{
"number": "46",
"name": "REFBYP",
"type": "passive",
"description": "Reference bypass pin for decoupling capacitors; typical recommended values are 10 µF and 0.01 µF."
},
{
"number": "47",
"name": "REFOUT",
"type": "output",
"description": "Voltage reference output."
},
{
"number": "48",
"name": "RES0",
"type": "input",
"description": "Resolution Select 0 logic input that, together with RES1, programs the converter resolution."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: Package match confirmed: the ordering guide lists AD2S1210WDSTZRL7 as 48-Lead LQFP ST-48, and the ou; Pin 8 XTALOUT is a crystal output with no defined ERC class in the datasheet; classified as passive.; Pins 11, 12 and 13 are multi-function (parallel data or serial interface). Types were chosen as tri_",
"2/48 pins cited to the wrong page (name found elsewhere): ['22:DB6@p10', '23:DB5@p10']"
],
"pages_sent": 9,
"cost_usd": 0.0972,
"at": "2026-10-20T18:37:58"
},
"datasheet": {
"url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8589836614035288064",
"pages": 34,
"sha256": "7e50f03b4946913f",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 48,
"described": 48,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "ad2s1210wdstzrl7.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
9,
9,
1.5
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "9dea352d93177c2904afd7d7b68ea8855ce1ab691f69f8b3e13655600514b6bf",
"checked": "2026-10-20",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "ad2s1210wdstzrl7-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
9,
9,
1.5
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "5c4cf83aa731b12c7a1c962f2bbcb9e80356eeb13d9b222a21288f2a7a02ddb5",
"checked": "2026-10-20",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
},
"metadata": {
"specs": {
"Manufacturer": "Analog Devices",
"Package": "LQFP-48(7x7)",
"Category": "Data Acquisition",
"Pins": "48"
},
"characteristics": {
"version": 1,
"source": "datasheet",
"datasheet_sha256": "7e50f03b4946913f12360f3a761107952553332eee314213bf158187252e5b8e",
"rows": [
{
"name": "Sine/cosine input voltage amplitude",
"symbol": "",
"kind": "recommended_operating",
"unit": "V p-p",
"min": 2.3,
"typ": 3.15,
"max": 4,
"conditions": "Sinusoidal waveforms, differential SIN to SINLO, COS to COSLO",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Phase lock range",
"symbol": "",
"kind": "electrical",
"unit": "Degrees",
"min": -44,
"typ": null,
"max": 44,
"conditions": "Sine/cosine vs. EXC output, Control Register D3 = 0",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Common-mode rejection",
"symbol": "",
"kind": "electrical",
"unit": "arc sec/V",
"min": -20,
"typ": null,
"max": 20,
"conditions": "10 Hz to 1 MHz, Control Register D4 = 0",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Angular accuracy (B, D grades)",
"symbol": "",
"kind": "tolerance",
"unit": "arc min",
"min": -2.5,
"typ": null,
"max": 2.5,
"conditions": "B, D grades; plus 1 LSB",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Linearity INL 10-bit",
"symbol": "INL",
"kind": "tolerance",
"unit": "LSB",
"min": -1,
"typ": null,
"max": 1,
"conditions": "10-Bit, B, D grades",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Linearity INL 12-bit",
"symbol": "INL",
"kind": "tolerance",
"unit": "LSB",
"min": -2,
"typ": null,
"max": 2,
"conditions": "12-Bit, B, D grades",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Linearity INL 14-bit",
"symbol": "INL",
"kind": "tolerance",
"unit": "LSB",
"min": -4,
"typ": null,
"max": 4,
"conditions": "14-Bit, B, D grades",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Linearity INL 16-bit",
"symbol": "INL",
"kind": "tolerance",
"unit": "LSB",
"min": -16,
"typ": null,
"max": 16,
"conditions": "16-Bit, B, D grades",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Linearity DNL",
"symbol": "DNL",
"kind": "tolerance",
"unit": "LSB",
"min": -0.9,
"typ": null,
"max": 0.9,
"conditions": "",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Repeatability",
"symbol": "",
"kind": "tolerance",
"unit": "LSB",
"min": -1,
"typ": null,
"max": 1,
"conditions": "",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Velocity accuracy 10-bit",
"symbol": "",
"kind": "tolerance",
"unit": "LSB",
"min": -2,
"typ": null,
"max": 2,
"conditions": "10-Bit, B, D grades, zero acceleration",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Velocity accuracy 12-bit",
"symbol": "",
"kind": "tolerance",
"unit": "LSB",
"min": -2,
"typ": null,
"max": 2,
"conditions": "12-Bit, B, D grades, zero acceleration",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Velocity accuracy 14-bit",
"symbol": "",
"kind": "tolerance",
"unit": "LSB",
"min": -4,
"typ": null,
"max": 4,
"conditions": "14-Bit, B, D grades, zero acceleration",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Velocity accuracy 16-bit",
"symbol": "",
"kind": "tolerance",
"unit": "LSB",
"min": -16,
"typ": null,
"max": 16,
"conditions": "16-Bit, B, D grades, zero acceleration",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Bandwidth 10-bit",
"symbol": "",
"kind": "electrical",
"unit": "Hz",
"min": 2000,
"typ": null,
"max": 6500,
"conditions": "10-Bit",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Bandwidth 10-bit",
"symbol": "",
"kind": "electrical",
"unit": "Hz",
"min": 2900,
"typ": null,
"max": 5300,
"conditions": "10-Bit, CLKIN = 8.192 MHz",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Bandwidth 12-bit",
"symbol": "",
"kind": "electrical",
"unit": "Hz",
"min": 900,
"typ": null,
"max": 2800,
"conditions": "12-Bit",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Bandwidth 12-bit",
"symbol": "",
"kind": "electrical",
"unit": "Hz",
"min": 1200,
"typ": null,
"max": 2200,
"conditions": "12-Bit, CLKIN = 8.192 MHz",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Bandwidth 14-bit",
"symbol": "",
"kind": "electrical",
"unit": "Hz",
"min": 400,
"typ": null,
"max": 1500,
"conditions": "14-Bit",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Bandwidth 14-bit",
"symbol": "",
"kind": "electrical",
"unit": "Hz",
"min": 600,
"typ": null,
"max": 1200,
"conditions": "14-Bit, CLKIN = 8.192 MHz",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Bandwidth 16-bit",
"symbol": "",
"kind": "electrical",
"unit": "Hz",
"min": 100,
"typ": null,
"max": 350,
"conditions": "16-Bit",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Bandwidth 16-bit",
"symbol": "",
"kind": "electrical",
"unit": "Hz",
"min": 125,
"typ": null,
"max": 275,
"conditions": "16-Bit, CLKIN = 8.192 MHz",
"source_page": 3,
"source": "datasheet"
},
{
"name": "Delay SCLK rising edge to DBx valid (t24)",
"symbol": "t24",
"kind": "timing",
"unit": "ns",
"min": 24,
"typ": null,
"max": null,
"conditions": "VDRIVE = 4.5 V to 5.25 V",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Delay SCLK rising edge to DBx valid (t24)",
"symbol": "t24",
"kind": "timing",
"unit": "ns",
"min": 18,
"typ": null,
"max": null,
"conditions": "VDRIVE = 2.7 V to 3.6 V",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Delay SCLK rising edge to DBx valid (t24)",
"symbol": "t24",
"kind": "timing",
"unit": "ns",
"min": 32,
"typ": null,
"max": null,
"conditions": "VDRIVE = 2.3 V to 2.7 V",
"source_page": 7,
"source": "datasheet"
},
{
"name": "SDI setup time prior to SCLK falling edge (t27)",
"symbol": "t27",
"kind": "timing",
"unit": "ns",
"min": 3,
"typ": null,
"max": null,
"conditions": "",
"source_page": 7,
"source": "datasheet"
},
{
"name": "SDI hold time after SCLK falling edge (t28)",
"symbol": "t28",
"kind": "timing",
"unit": "ns",
"min": 2,
"typ": null,
"max": null,
"conditions": "",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Delay WR/FSYNC rising edge to SDO high-Z (t29)",
"symbol": "t29",
"kind": "timing",
"unit": "ns",
"min": 15,
"typ": null,
"max": null,
"conditions": "",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Delay CS falling edge to WR/FSYNC falling edge (t31)",
"symbol": "t31",
"kind": "timing",
"unit": "ns",
"min": 2,
"typ": null,
"max": null,
"conditions": "Normal mode",
"source_page": 7,
"source": "datasheet"
},
{
"name": "A0 and A1 setup time before WR/FSYNC falling edge (t32)",
"symbol": "t32",
"kind": "timing",
"unit": "ns",
"min": 2,
"typ": null,
"max": null,
"conditions": "",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Delay WR/FSYNC rising edge to WR/FSYNC falling edge (t34)",
"symbol": "t34",
"kind": "timing",
"unit": "ns",
"min": 10,
"typ": null,
"max": null,
"conditions": "",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Frequency of SCLK input (fSCLK)",
"symbol": "fSCLK",
"kind": "timing",
"unit": "MHz",
"min": null,
"typ": null,
"max": 20,
"conditions": "VDRIVE = 4.5 V to 5.25 V",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Frequency of SCLK input (fSCLK)",
"symbol": "fSCLK",
"kind": "timing",
"unit": "MHz",
"min": null,
"typ": null,
"max": 25,
"conditions": "VDRIVE = 2.7 V to 3.6 V",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Frequency of SCLK input (fSCLK)",
"symbol": "fSCLK",
"kind": "timing",
"unit": "MHz",
"min": null,
"typ": null,
"max": 15,
"conditions": "VDRIVE = 2.3 V to 2.7 V",
"source_page": 7,
"source": "datasheet"
},
{
"name": "RESET held low after VDD in range (tRST)",
"symbol": "tRST",
"kind": "timing",
"unit": "μs",
"min": 10,
"typ": null,
"max": null,
"conditions": "After VDD is within the specified range",
"source_page": 31,
"source": "datasheet"
},
{
"name": "AVDD to AGND, DGND",
"symbol": "AVDD",
"kind": "absolute_maximum",
"unit": "V",
"min": -0.3,
"typ": null,
"max": 7,
"conditions": "",
"source_page": 8,
"source": "datasheet"
},
{
"name": "DVDD to AGND, DGND",
"symbol": "DVDD",
"kind": "absolute_maximum",
"unit": "V",
"min": -0.3,
"typ": null,
"max": 7,
"conditions": "",
"source_page": 8,
"source": "datasheet"
},
{
"name": "VDRIVE to AGND, DGND",
"symbol": "VDRIVE",
"kind": "absolute_maximum",
"unit": "V",
"min": -0.3,
"typ": null,
"max": null,
"conditions": "",
"source_page": 8,
"source": "datasheet"
},
{
"name": "AVDD to DVDD",
"symbol": "",
"kind": "absolute_maximum",
"unit": "V",
"min": -0.3,
"typ": null,
"max": 0.3,
"conditions": "",
"source_page": 8,
"source": "datasheet"
},
{
"name": "AGND to DGND",
"symbol": "",
"kind": "absolute_maximum",
"unit": "V",
"min": -0.3,
"typ": null,
"max": 0.3,
"conditions": "",
"source_page": 8,
"source": "datasheet"
},
{
"name": "Analog input voltage to AGND",
"symbol": "",
"kind": "absolute_maximum",
"unit": "V",
"min": -0.3,
"typ": null,
"max": null,
"conditions": "",
"source_page": 8,
"source": "datasheet"
},
{
"name": "Digital input voltage to DGND",
"symbol": "",
"kind": "absolute_maximum",
"unit": "V",
"min": -0.3,
"typ": null,
"max": null,
"conditions": "",
"source_page": 8,
"source": "datasheet"
},
{
"name": "Digital output voltage to DGND",
"symbol": "",
"kind": "absolute_maximum",
"unit": "V",
"min": -0.3,
"typ": null,
"max": null,
"conditions": "",
"source_page": 8,
"source": "datasheet"
},
{
"name": "Analog output voltage swing",
"symbol": "",
"kind": "absolute_maximum",
"unit": "V",
"min": -0.3,
"typ": null,
"max": null,
"conditions": "",
"source_page": 8,
"source": "datasheet"
},
{
"name": "Input current to any pin except supplies",
"symbol": "",
"kind": "absolute_maximum",
"unit": "mA",
"min": -10,
"typ": null,
"max": 10,
"conditions": "Any pin except supplies",
"source_page": 8,
"source": "datasheet"
},
{
"name": "Operating temperature range (ambient), C and D grades",
"symbol": "",
"kind": "absolute_maximum",
"unit": "°C",
"min": -40,
"typ": null,
"max": 125,
"conditions": "C, D grades (ambient)",
"source_page": 8,
"source": "datasheet"
},
{
"name": "Storage temperature range",
"symbol": "",
"kind": "absolute_maximum",
"unit": "°C",
"min": -65,
"typ": null,
"max": 150,
"conditions": "",
"source_page": 8,
"source": "datasheet"
},
{
"name": "ESD HBM",
"symbol": "",
"kind": "absolute_maximum",
"unit": "kV",
"min": null,
"typ": null,
"max": 2,
"conditions": "HBM",
"source_page": 8,
"source": "datasheet"
},
{
"name": "AVDD analog supply voltage",
"symbol": "AVDD",
"kind": "recommended_operating",
"unit": "V",
"min": 4.75,
"typ": 5,
"max": 5.25,
"conditions": "",
"source_page": 9,
"source": "datasheet"
},
{
"name": "DVDD digital supply voltage",
"symbol": "DVDD",
"kind": "recommended_operating",
"unit": "V",
"min": 4.75,
"typ": 5,
"max": 5.25,
"conditions": "",
"source_page": 9,
"source": "datasheet"
},
{
"name": "VDRIVE logic supply voltage",
"symbol": "VDRIVE",
"kind": "recommended_operating",
"unit": "V",
"min": 2.3,
"typ": null,
"max": 5.25,
"conditions": "",
"source_page": 10,
"source": "datasheet"
},
{
"name": "Thermal impedance, junction to ambient",
"symbol": "θJA",
"kind": "thermal",
"unit": "°C/W",
"min": null,
"typ": 54,
"max": null,
"conditions": "JEDEC 2S2P standard board",
"source_page": 8,
"source": "datasheet"
},
{
"name": "Thermal impedance, junction to case",
"symbol": "θJC",
"kind": "thermal",
"unit": "°C/W",
"min": null,
"typ": 15,
"max": null,
"conditions": "",
"source_page": 8,
"source": "datasheet"
},
{
"name": "RoHS-compliant soldering reflow temperature",
"symbol": "",
"kind": "absolute_maximum",
"unit": "°C",
"min": null,
"typ": 260,
"max": null,
"conditions": "RoHS-compliant temperature, soldering reflow",
"source_page": 8,
"source": "datasheet"
}
]
}
},
"variants": [],
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"ad2s1210wdstzrl7"
],
"discovery_pitch": "AD2S1210WDSTZRL7 (Analog Devices) component page: datasheet pinout, KiCad symbol, footprint and 3D.",
"author": {
"name": "Ray",
"email": "[email protected]"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"ad2s1210wdstzrl7.kicad_sym",
"ad2s1210wdstzrl7.kicad_mod",
"ad2s1210wdstzrl7.glb",
"ad2s1210wdstzrl7.step",
"ad2s1210wdstzrl7.lbr",
"docs/hero.png",
"docs/ad2s1210wdstzrl7-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"ad2s1210wdstzrl7-hero.glb",
"ad2s1210wdstzrl7-hero.overlay.json",
"ad2s1210wdstzrl7-etched.glb"
],
"visibility": {
"public": true
}
}