component
ACS725LLCTR-10AB-T
Public Made by Adomby adom
Allegro MicroSystems, LLC Current Sensors, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 4d ago |
| viewers | 4d ago |
| acs725llctr-10ab-t-etched.glb | 4d ago |
| acs725llctr-10ab-t-etched.step | 4d ago |
| acs725llctr-10ab-t-hero.glb | 4d ago |
| acs725llctr-10ab-t-hero.overlay.json | 4d ago |
| acs725llctr-10ab-t.glb | 4d ago |
| acs725llctr-10ab-t.kicad_mod | 4d ago |
| acs725llctr-10ab-t.kicad_sym | 4d ago |
| acs725llctr-10ab-t.lbr | 4d ago |
| acs725llctr-10ab-t.step | 4d ago |
| package.json | 4d ago |
| page.json | 4d ago |
| README.md | 4d ago |
ACS725LLCTR-10AB-T
Allegro MicroSystems, LLC · Current Sensors · SOIC-8
ACS725LLCTR-10AB-T from Allegro MicroSystems, LLC, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IP+ | passive | Primary current-sense terminal, fused internally, that is electrically isolated from the sensor leads (pins 5 through 8) and carries the 1.2 mΩ typical primary conductor resistance. |
| 2 | IP+ | passive | Primary current-sense terminal, fused internally, that is electrically isolated from the sensor leads (pins 5 through 8) and carries the 1.2 mΩ typical primary conductor resistance. |
| 3 | IP- | passive | Primary current-sense terminal, fused internally, that is electrically isolated from the sensor leads (pins 5 through 8) and carries the 1.2 mΩ typical primary conductor resistance. |
| 4 | IP- | passive | Primary current-sense terminal, fused internally, that is electrically isolated from the sensor leads (pins 5 through 8) and carries the 1.2 mΩ typical primary conductor resistance. |
| 5 | GND | power_in | Signal ground terminal for the sensor IC. |
| 6 | FILTER | passive | Terminal for the external capacitor that sets the output bandwidth, forming an RC circuit with the internal 1.8 kΩ filter resistance (typical CF = 1 nF in the typical application). |
| 7 | VIOUT | output | Analog output signal, which must drive a load capacitance of at most 10 nF and a resistive load of at least 4.7 kΩ to GND. |
| 8 | VCC | power_in | Device power supply terminal, specified at 3.0 V to 3.6 V (3.3 V typical) with a supply current of 10 mA typical and 14 mA maximum at VCC = 3.3 V and output open. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Allegro MicroSystems, LLC |
| Package | SOIC-8 |
| Category | Sensors |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply Voltage | VCC | 3 | 3.3 | 3.6 | V | 6 | |
| Supply Current | ICC | 10 | 14 | mA | VCC = 3.3 V, output open | 6 | |
| Output Capacitance Load | CL | 10 | nF | VIOUT to GND | 6 | ||
| Output Resistive Load | RL | 4.7 | kΩ | VIOUT to GND | 6 | ||
| Nonlinearity | ELIN | -1.5 | 1.5 | % | Through full range of IP | 6 | |
| Current Sensing Range | IPR | -10 | 10 | A | 7 | ||
| Total Output Error | ETOT | -2 | 0.8 | 2 | % | IP = IPR(max); TA = 25°C to 150°C | 7 |
| Total Output Error | ETOT | -6 | 4 | 6 | % | IP = IPR(max); TA = -40°C to 25°C | 7 |
| Sensitivity Error | Esens | -1.5 | 0.8 | 1.5 | % | IP = IPR(max); TA = 25°C to 150°C | 7 |
| Sensitivity Error | Esens | -5.5 | 4 | 5.5 | % | IP = IPR(max); TA = -40°C to 25°C | 7 |
| Offset Voltage | VOE | -10 | 4 | 10 | mV | IP = 0 A; TA = 25°C to 150°C | 7 |
| Offset Voltage | VOE | -30 | 15 | 30 | mV | IP = 0 A; TA = -40°C to 25°C | 7 |
| Sensitivity Error Lifetime Drift | Esens_drift | -3 | 1 | 3 | % | 7 | |
| Total Output Error Lifetime Drift | Etot_drift | -3 | 1 | 3 | % | 7 | |
| Supply Voltage | VCC | 6 | V | 4 | |||
| Reverse Supply Voltage | VRCC | -0.1 | V | 4 | |||
| Reverse Output Voltage | VRIOUT | -0.1 | V | 4 | |||
| Operating Ambient Temperature Range L | TA | -40 | 150 | °C | 4 | ||
| Junction Temperature | TJ(max) | 165 | °C | 4 | |||
| Storage Temperature | Tstg | -65 | 165 | °C | 4 | ||
| Package Thermal Resistance (Junction to Ambient) | RθJA | 23 | °C/W | Mounted on Allegro 85-0140 evaluation board with 800 mm2 of 4 oz. copper on each side | 4 | ||
| Package Thermal Resistance (Junction to Lead) | RθJL | 5 | °C/W | Mounted on Allegro ASEK725 evaluation board | 4 | ||
| Sensitivity | Sens | 132 | mV/A | IPR(min) < IP < IPR(max) | 7 | ||
| Primary Conductor Resistance | RIP | 1.2 | mΩ | TA = 25°C | 6 | ||
| Internal Filter Resistance | RF(int) | 1.8 | kΩ | 6 | |||
| Primary Hall Coupling Factor | G1 | 11 | G/A | TA = 25°C | 6 | ||
| Secondary Hall Coupling Factor | G2 | 2.8 | G/A | TA = 25°C | 6 | ||
| Hall plate Sensitivity Matching | Sensmatch | 1 | % | TA = 25°C | 6 | ||
| Bandwidth | BW | 120 | kHz | Small signal -3 dB; CL = 1 nF | 6 | ||
| Rise Time | tr | 3 | μs | IP = IP(max), TA = 25°C, CL = 1 nF | 6 | ||
| Propagation Delay | tpd | 2 | μs | IP = IP(max), TA = 25°C, CL = 1 nF | 6 | ||
| Response Time | tRESPONSE | 4 | μs | IP = IP(max), TA = 25°C, CL = 1 nF | 6 | ||
| Power-On Time | tPO | 80 | μs | Output reaches 90% of steady-state level, TA = 25°C, IP = IPR(max) applied | 6 | ||
| Shorted Output to Ground Current | Isc(gnd) | 3.3 | mA | TA = 25°C | 6 | ||
| Shorted Output to VCC Current | Isc(vcc) | 45 | mA | TA = 25°C | 6 | ||
| Sensitivity Ratiometry Coefficient | SENS_RAT_COEF | 1.3 | VCC = 3.0 to 3.6 V, TA = 25°C | 6 | |||
| Zero Current Output Ratiometry Coefficient | QVO_RAT_COEF | 1 | VCC = 3.0 to 3.6 V, TA = 25°C | 6 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | copper | through the primary copper conduction path (from pins 1 and | 1 |
CAD (KiCad official)
- Symbol:
ACS725LLCTR-10AB-T - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
acs725llctr-10ab-t-etched.step/acs725llctr-10ab-t-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);acs725llctr-10ab-t.step/acs725llctr-10ab-t.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Allegro MicroSystems, LLC datasheet (20 pp, sha256
40e423e49b0e76e4, retrieved 2026-10-29, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).