main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs acs724llctr-30au-t-jsm: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
viewers acs724llctr-30au-t-jsm: viewers · Ray 6d ago
acs724llctr-30au-t-jsm-etched.fit.json acs724llctr-30au-t-jsm: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
acs724llctr-30au-t-jsm-etched.glb acs724llctr-30au-t-jsm: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
acs724llctr-30au-t-jsm-etched.step acs724llctr-30au-t-jsm: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
acs724llctr-30au-t-jsm.glb Publish 0.1.0 · Ray 6d ago
acs724llctr-30au-t-jsm.kicad_mod Publish 0.1.0 · Ray 6d ago
acs724llctr-30au-t-jsm.kicad_sym Publish 0.1.0 · Ray 6d ago
acs724llctr-30au-t-jsm.lbr Publish 0.1.0 · Ray 6d ago
acs724llctr-30au-t-jsm.step Publish 0.1.0 · Ray 6d ago
package.json Publish 0.1.0 · Ray 6d ago
page.json Set visibility: public · Ray 6d ago
README.md Initial commit: component/acs724llctr-30au-t-jsm · Ray 6d ago

ACS724LLCTR-30AU-T-JSM

JSMSEMI · Current Sensors · SOP-8

ACS724LLCTR-30AU-T-JSM from JSMSEMI, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IP+ passive Current flows into the chip, positive direction; primary conductor with 0.85 mΩ typical resistance, isolated from signal pins to 3000 Vrms.
2 IP+ passive Current flows into the chip, positive direction; primary conductor with 0.85 mΩ typical resistance, isolated from signal pins to 3000 Vrms.
3 IP- passive Current flows out of the chip, negative direction; primary conductor with 0.85 mΩ typical resistance, isolated from signal pins to 3000 Vrms.
4 IP- passive Current flows out of the chip, negative direction; primary conductor with 0.85 mΩ typical resistance, isolated from signal pins to 3000 Vrms.
5 GND power_in Device ground terminal pin; reference for VCC supply and VOUT signal.
6 FILTER passive Bandwidth setting pin; connect an external capacitor to GND to reduce the internal low-pass filter cutoff frequency below the 250 kHz typical bandwidth.
7 VOUT output Analog output signal pin; ratiometric DC voltage proportional to sensed current, 66 mV/A sensitivity at VCC = 5 V for the 30 A variant.
8 VCC power_in Device power supply terminal pin; compatible with 3.3 V or 5 V supply, absolute maximum 6.5 V.

Key specifications

Parameter Value
Manufacturer JSMSEMI
Package SOP-8
Category Magnetic Sensors
Pins 8

CAD (KiCad official)

  • Symbol: ACS724LLCTR-30AU-T-JSM
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: acs724llctr-30au-t-jsm-etched.step / acs724llctr-30au-t-jsm-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); acs724llctr-30au-t-jsm.step / acs724llctr-30au-t-jsm.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: JSMSEMI datasheet (16 pp, sha256 b0dfb2b3df2c3bec, retrieved 2026-09-29, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF