Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

ACS724LLCTR-30AU-T

Allegro MicroSystems, LLC · Current Sensors · SOIC-8

ACS724LLCTR-30AU-T from Allegro MicroSystems, LLC, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IP+ passive Terminal for current being sensed, fused internally and connected in parallel with pin 2 (1.2 mΩ typical primary conductor resistance).
2 IP+ passive Terminal for current being sensed, fused internally and connected in parallel with pin 1 (1.2 mΩ typical primary conductor resistance).
3 IP- passive Terminal for current being sensed, fused internally and connected in parallel with pin 4 (1.2 mΩ typical primary conductor resistance).
4 IP- passive Terminal for current being sensed, fused internally and connected in parallel with pin 3 (1.2 mΩ typical primary conductor resistance).
5 GND power_in Signal ground terminal.
6 FILTER passive Terminal for external capacitor that sets bandwidth, forming an RC circuit with the 1.8 kΩ typical internal filter resistance.
7 VIOUT output Analog output signal proportional to the sensed current, with maximum 10 nF capacitive load and minimum 4.7 kΩ resistive load to GND.
8 VCC power_in Device power supply terminal, 4.5 to 5.5 V operating range with 6 V absolute maximum, bypassed with 0.1 µF.

Key specifications

Parameter Value
Manufacturer Allegro MicroSystems, LLC
Package SOIC-8
Category Sensors
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Total Output Error ETOT -2 0.7 2 % IP = IPR(max), TA = 25°C to 150°C 12
Total Output Error ETOT -6 4 6 % IP = IPR(max), TA = -40°C to 25°C 12
Sensitivity Error Esens -1.5 0.7 1.5 % IP = IPR(max), TA = 25°C to 150°C 12
Sensitivity Error Esens -5.5 4 5.5 % IP = IPR(max), TA = -40°C to 25°C 12
Voltage Offset Error VOE -10 6 10 mV IP = 0 A, TA = 25°C to 150°C 12
Voltage Offset Error VOE -30 7 30 mV IP = 0 A, TA = -40°C to 25°C 12
Sensitivity Error Lifetime Drift Esens_drift -3 1 3 % 12
Total Output Error Lifetime Drift Etot_drift -3 1 3 % 12
Current Sensing Range IPR 0 30 A 12
Sensitivity Sens 133 mV/A IPR(min) < IP < IPR(max) 12
Zero-Current Output Voltage VIOUT(Q) 0.1 V Unidirectional, IP = 0 A; typ printed as VCC × 0.1 12
Supply Voltage VCC 4.5 5.5 V 5
Supply Current ICC 10 14 mA VCC = 5 V, output open 5
Output Capacitance Load CL 10 nF VIOUT to GND 5
Output Resistive Load RL 4.7 kΩ VIOUT to GND 5
Nonlinearity ELIN -1.5 1.5 % Through full range of IP 5
Primary Conductor Resistance RIP 1.2 mΩ TA = 25°C 5
Bandwidth BW 120 kHz Small signal -3 dB; CL = 1 nF 5
Supply Voltage VCC 6 V 3
Reverse Supply Voltage VRCC -0.1 V 3
Reverse Output Voltage VRIOUT -0.1 V 3
Maximum Continuous Current ICMAX 55 A TA = 25°C 3
Operating Ambient Temperature TA -40 150 °C Range L 3
Junction Temperature TJ(max) 165 °C 3
Storage Temperature Tstg -65 165 °C 3
Junction to Ambient Thermal Resistance RθJA 23 °C/W Mounted on Allegro 85-0740 evaluation board, 1500 mm2 of 4 oz. copper each side 3
Junction to Lead Thermal Resistance RθJL 5 °C/W Mounted on the Allegro ASEK724 evaluation board 3

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts copper through the primary copper conduction path (from pins 1 and 1

CAD (KiCad official)

  • Symbol: ACS724LLCTR-30AU-T
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: acs724llctr-30au-t-etched.step / acs724llctr-30au-t-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); acs724llctr-30au-t.step / acs724llctr-30au-t.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Allegro MicroSystems, LLC datasheet (25 pp, sha256 1b172b64e8e1a4c5, retrieved 2026-10-23, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF