main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs acs724llctr-20au-t-jsm: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
viewers acs724llctr-20au-t-jsm: viewers · Ray 6d ago
acs724llctr-20au-t-jsm-etched.fit.json acs724llctr-20au-t-jsm: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
acs724llctr-20au-t-jsm-etched.glb acs724llctr-20au-t-jsm: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
acs724llctr-20au-t-jsm-etched.step acs724llctr-20au-t-jsm: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
acs724llctr-20au-t-jsm.glb Publish 0.1.0 · Ray 6d ago
acs724llctr-20au-t-jsm.kicad_mod Publish 0.1.0 · Ray 6d ago
acs724llctr-20au-t-jsm.kicad_sym Publish 0.1.0 · Ray 6d ago
acs724llctr-20au-t-jsm.lbr Publish 0.1.0 · Ray 6d ago
acs724llctr-20au-t-jsm.step Publish 0.1.0 · Ray 6d ago
package.json Publish 0.1.0 · Ray 6d ago
page.json Set visibility: public · Ray 6d ago
README.md Initial commit: component/acs724llctr-20au-t-jsm · Ray 6d ago

ACS724LLCTR-20AU-T-JSM

JSMSEMI · Current Sensors · SOP-8

ACS724LLCTR-20AU-T-JSM from JSMSEMI, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IP+ passive Primary current conductor input, positive direction; internally connected to pin 2; current flows into the chip through this path; primary conductor resistance 0.85 mΩ typical.
2 IP+ passive Primary current conductor input, positive direction; internally connected to pin 1; current flows into the chip through this path; primary conductor resistance 0.85 mΩ typical.
3 IP- passive Primary current conductor output, negative direction; internally connected to pin 4; current flows out of the chip; galvanically isolated from signal-side pins.
4 IP- passive Primary current conductor output, negative direction; internally connected to pin 3; current flows out of the chip; galvanically isolated from signal-side pins.
5 GND power_in Device ground terminal; signal-side reference ground for VCC supply and analog output.
6 FILTER passive Bandwidth setting pin; an external capacitor from this pin to GND sets the output low-pass filter cutoff frequency (typical application uses 1 nF giving ~250 kHz bandwidth).
7 VOUT output Analog output voltage proportional to sensed primary current; sensitivity 100 mV/A at VCC=5V for the 20A unipolar range; quiescent output voltage ≈ 0.5 V (VCC×0.1) at zero current; output voltage range 0.3 V to VCC−0.1 V.
8 VCC power_in Device power supply terminal; operating range 4.5 V to 5.5 V (5V nominal for ACS724); maximum supply current 15 mA no-load; compatible with 5V power supply.

Key specifications

Parameter Value
Manufacturer JSMSEMI
Package SOP-8
Category Magnetic Sensors
Pins 8

CAD (KiCad official)

  • Symbol: ACS724LLCTR-20AU-T-JSM
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: acs724llctr-20au-t-jsm-etched.step / acs724llctr-20au-t-jsm-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); acs724llctr-20au-t-jsm.step / acs724llctr-20au-t-jsm.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: JSMSEMI datasheet (16 pp, sha256 b0dfb2b3df2c3bec, retrieved 2026-09-29, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF