component

ACS724KMATR-20AB-T

Public Made by Adom

by adom

Allegro MicroSystems LLC Current Sensors, SOIC-16-300mil. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.

componentsensoracs724kmatr-20ab-t
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs acs724kmatr-20ab-t: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 5d ago
viewers acs724kmatr-20ab-t: viewers · Ray 1mo ago
acs724kmatr-20ab-t-etched.fit.json acs724kmatr-20ab-t: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 5d ago
acs724kmatr-20ab-t-etched.glb acs724kmatr-20ab-t: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 5d ago
acs724kmatr-20ab-t-etched.step acs724kmatr-20ab-t: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 5d ago
acs724kmatr-20ab-t.glb Publish 0.1.0 · Ray 1mo ago
acs724kmatr-20ab-t.kicad_mod Publish 0.1.0 · Ray 1mo ago
acs724kmatr-20ab-t.kicad_sym Publish 0.1.0 · Ray 1mo ago
acs724kmatr-20ab-t.lbr Publish 0.1.0 · Ray 1mo ago
acs724kmatr-20ab-t.step Publish 0.1.0 · Ray 1mo ago
package.json Publish 0.1.0 · Ray 1mo ago
page.json acs724kmatr-20ab-t: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray 18h ago
README.md acs724kmatr-20ab-t: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 20d ago

ACS724KMATR-20AB-T

Allegro MicroSystems LLC · Current Sensors · SOIC-16-300mil

ACS724KMATR-20AB-T from Allegro MicroSystems LLC, in a SOIC-16-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IP+ passive Terminal for current being sensed (positive side); fused internally with pins 2, 3, 4. Carries the primary sensed current IP through the internal 0.85 mΩ copper conduction path.
2 IP+ passive Terminal for current being sensed (positive side); fused internally with pins 1, 3, 4. Carries the primary sensed current IP through the internal 0.85 mΩ copper conduction path.
3 IP+ passive Terminal for current being sensed (positive side); fused internally with pins 1, 2, 4. Carries the primary sensed current IP through the internal 0.85 mΩ copper conduction path.
4 IP+ passive Terminal for current being sensed (positive side); fused internally with pins 1, 2, 3. Carries the primary sensed current IP through the internal 0.85 mΩ copper conduction path.
5 IP- passive Terminal for current being sensed (return side); fused internally with pins 6, 7, 8. Return of the primary sensed current IP through the internal copper conduction path.
6 IP- passive Terminal for current being sensed (return side); fused internally with pins 5, 7, 8. Return of the primary sensed current IP through the internal copper conduction path.
7 IP- passive Terminal for current being sensed (return side); fused internally with pins 5, 6, 8. Return of the primary sensed current IP through the internal copper conduction path.
8 IP- passive Terminal for current being sensed (return side); fused internally with pins 5, 6, 7. Return of the primary sensed current IP through the internal copper conduction path.
9 NC unconnected No internal connection; recommended to be left unconnected to maintain high creepage between the primary (IP) side and the signal side.
10 VCC power_in Device power supply terminal. Operating range 4.5 to 5.5 V (typ 5 V), ICC ≈ 10 mA typ. Bypass to GND with 0.1 µF near the pin.
11 NC unconnected No internal connection; recommended to connect to GND for the best ESD performance.
12 VIOUT output Analog output signal. Voltage is ratiometric to VCC with a zero-current quiescent level of VCC/2 and a typical sensitivity of 100 mV/A for the -20AB variant. Output rides on VCC (VOH ≥ VCC−0.5 V, VOL ≤ 0.5 V).
13 FILTER passive Terminal for external capacitor CF that sets the output bandwidth (internal RF ≈ 1.7 kΩ forms an RC with CF). Reduces noise at the cost of bandwidth; typical CF = 1 nF.
14 NC unconnected No internal connection; recommended to connect to GND for the best ESD performance.
15 GND power_in Signal ground terminal. Return for VCC and VIOUT.
16 NC unconnected No internal connection; recommended to be left unconnected to maintain high creepage between the primary (IP) side and the signal side.

Key specifications

Parameter Value
Manufacturer Allegro MicroSystems LLC
Package SOIC-16-300mil
Category Sensor
Pins 16

Ordering variants

  • ACS724KMATR-20AB-T

CAD (KiCad official)

  • Symbol: ACS724KMATR-20AB-T
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16-300mil (KiCad packages3D, STEP)
  • 3D model files: acs724kmatr-20ab-t-etched.step / acs724kmatr-20ab-t-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); acs724kmatr-20ab-t.step / acs724kmatr-20ab-t.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Allegro MicroSystems LLC datasheet (20 pp, sha256 32464f39a53b90bc, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF