main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5d ago
viewers acs723llctr-10ab-t: viewers · Ray 5d ago
acs723llctr-10ab-t-etched.glb Publish 0.1.0 · Ray 5d ago
acs723llctr-10ab-t-etched.step acs723llctr-10ab-t: factory component page (tier=lcsc) · Ray 5d ago
acs723llctr-10ab-t-hero.glb acs723llctr-10ab-t: hero GLB from the etched model (keeps the MPN mark) · Ray 5d ago
acs723llctr-10ab-t-hero.overlay.json Publish 0.1.0 · Ray 5d ago
acs723llctr-10ab-t.glb Publish 0.1.0 · Ray 5d ago
acs723llctr-10ab-t.kicad_mod Publish 0.1.0 · Ray 5d ago
acs723llctr-10ab-t.kicad_sym Publish 0.1.0 · Ray 5d ago
acs723llctr-10ab-t.lbr Publish 0.1.0 · Ray 5d ago
acs723llctr-10ab-t.step Publish 0.1.0 · Ray 5d ago
package.json Publish 0.1.0 · Ray 5d ago
page.json Set visibility: public · Ray 5d ago
README.md Publish 0.1.0 · Ray 5d ago

ACS723LLCTR-10AB-T

Allegro MicroSystems, LLC · Current Sensors · SOIC-8

ACS723LLCTR-10AB-T from Allegro MicroSystems, LLC, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IP+ passive Terminal for the primary current being sensed, fused internally, with the current flowing from pins 1 and 2 to pins 3 and 4 giving a positive output slope.
2 IP+ passive Terminal for the primary current being sensed, fused internally, with the current flowing from pins 1 and 2 to pins 3 and 4 giving a positive output slope.
3 IP- passive Terminal for the primary current being sensed, fused internally, forming the return end of the primary conductor path with 0.65 mΩ typical resistance.
4 IP- passive Terminal for the primary current being sensed, fused internally, forming the return end of the primary conductor path with 0.65 mΩ typical resistance.
5 GND power_in Signal ground terminal, electrically isolated from the primary conductor pins 1 through 4.
6 BW_SEL input Terminal for selecting the 20 kHz or 80 kHz bandwidth, with the 80 kHz high-bandwidth mode selected when it is grounded.
7 VIOUT output Analog output signal proportional to the bidirectional primary current, with a zero-current level of 0.5 × VCC.
8 VCC power_in Device power supply terminal, operating from 4.5 to 5.5 V with 6 V as the absolute maximum supply voltage.

Key specifications

Parameter Value
Manufacturer Allegro MicroSystems, LLC
Package SOIC-8
Category Sensors
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage VCC 4.5 5 5.5 V 6
Supply Current ICC 9 14 mA VCC within VCC(min) and VCC(max) 6
Output Capacitance Load CL 10 nF VIOUT to GND 6
Output Resistive Load RL 4.7 kΩ VIOUT to GND 6
Current Sensing Range IPR -10 10 A 8
Sensitivity Error Esens -1.5 1.5 % TA = 25°C to 150°C; measured at IP = IPR(max) 8
Sensitivity Error Esens -2 2 % TA = -40°C to 25°C; measured at IP = IPR(max) 8
Offset Voltage VOE -10 10 mV IP = 0 A; TA = 25°C to 150°C 8
Offset Voltage VOE -15 15 mV IP = 0 A; TA = -40°C to 25°C 8
Total Output Error ETOT -2 2 % IP = IPR(max), TA = 25°C to 150°C 8
Total Output Error ETOT -3 3 % IP = IPR(max), TA = -40°C to 25°C 8
Sensitivity Error Lifetime Drift Esens_drift -2 2 % 8
Total Output Error Lifetime Drift Etot_drift -2 2 % 8
Saturation Voltage (low) VOL 0.5 V RL = 4.7 kΩ, TA = 25°C 6
Supply Voltage VCC 6 V 3
Reverse Supply Voltage VRCC -0.1 V 3
Output Voltage VIOUT 25 V 3
Reverse Output Voltage VRIOUT -0.1 V 3
Operating Ambient Temperature Range L TA -40 150 °C Range L 3
Junction Temperature TJ(max) 165 °C 3
Storage Temperature Tstg -65 165 °C 3
Sensitivity Sens 200 mV/A IPR(min) < IP < IPR(max) 8
Primary Conductor Resistance RIP 0.65 mΩ TA = 25°C 6
Magnetic Coupling Factor CF 10 G/A 6
Package Thermal Resistance (Junction to Ambient) RθJA 23 ºC/W Mounted on Allegro 85-0593 evaluation board, 400 mm2 of 4 oz copper on each side 3
Package Thermal Resistance (Junction to Lead) RθJL 5 ºC/W Mounted on Allegro ASEK 723 evaluation board 3

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts copper primary copper conduction path (from pins 1 and 2, to pins 3 1

CAD (KiCad official)

  • Symbol: ACS723LLCTR-10AB-T
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: acs723llctr-10ab-t-etched.step / acs723llctr-10ab-t-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); acs723llctr-10ab-t.step / acs723llctr-10ab-t.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Allegro MicroSystems, LLC datasheet (22 pp, sha256 0c250cc20ef8e9ba, retrieved 2026-10-28, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF