component
ACS714LLCTR-30A-T
Public Made by Adomby adom
Allegro MicroSystems, LLC Current Sensors, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 7d ago |
| viewers | 7d ago |
| acs714llctr-30a-t-etched.glb | 7d ago |
| acs714llctr-30a-t-etched.step | 7d ago |
| acs714llctr-30a-t-hero.glb | 7d ago |
| acs714llctr-30a-t-hero.overlay.json | 7d ago |
| acs714llctr-30a-t.glb | 7d ago |
| acs714llctr-30a-t.kicad_mod | 7d ago |
| acs714llctr-30a-t.kicad_sym | 7d ago |
| acs714llctr-30a-t.lbr | 7d ago |
| acs714llctr-30a-t.step | 7d ago |
| package.json | 7d ago |
| page.json | 7d ago |
| README.md | 7d ago |
ACS714LLCTR-30A-T
Allegro MicroSystems, LLC · Current Sensors · SOIC-8
ACS714LLCTR-30A-T from Allegro MicroSystems, LLC, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IP+ | passive | Terminal for the current being sampled; fused internally, and pins 1 and 2 are internally tied together. |
| 2 | IP+ | passive | Terminal for the current being sampled; fused internally, and pins 1 and 2 are internally tied together. |
| 3 | IP- | passive | Terminal for the current being sampled; fused internally, and pins 3 and 4 are internally tied together. |
| 4 | IP- | passive | Terminal for the current being sampled; fused internally, and pins 3 and 4 are internally tied together. |
| 5 | GND | power_in | Signal ground terminal for the device; the conductive path is electrically isolated from the signal leads (pins 5 through 8). |
| 6 | FILTER | passive | Terminal for an external capacitor that sets the output bandwidth together with the internal filter resistance RF(INT). |
| 7 | VIOUT | output | Analog output signal terminal. |
| 8 | VCC | power_in | Device power supply terminal. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Allegro MicroSystems, LLC |
| Package | SOIC-8 |
| Category | Sensors |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply Voltage | VCC | 4.5 | 5 | 5.5 | V | 5 | |
| Supply Voltage | VCC | 8 | V | 3 | |||
| Reverse Supply Voltage | VRCC | -0.1 | V | 3 | |||
| Output Voltage | VIOUT | 8 | V | 3 | |||
| Reverse Output Voltage | VRIOUT | -0.1 | V | 3 | |||
| Output Current Source | IIOUT(Source) | 3 | mA | 3 | |||
| Output Current Sink | IIOUT(Sink) | 10 | mA | 3 | |||
| Overcurrent Transient Tolerance | IP | 100 | A | 1 pulse, 100 ms | 3 | ||
| Nominal Operating Ambient Temperature | TA | -40 | 150 | ºC | Range L | 3 | |
| Maximum Junction Temperature | TJ(max) | 165 | ºC | 3 | |||
| Storage Temperature | Tstg | -65 | 170 | ºC | 3 | ||
| Supply Current | ICC | 10 | 13 | mA | VCC = 5.0 V, output open | 5 | |
| Output Capacitance Load | CLOAD | 10 | nF | VIOUT to GND | 5 | ||
| Output Resistive Load | RLOAD | 4.7 | kΩ | VIOUT to GND | 5 | ||
| Optimized Accuracy Range | IP | -30 | 30 | A | 8 | ||
| Sensitivity | Sens | 63 | 66 | 69 | mV/A | Over full range of IP, TA = -40°C to 150°C | 8 |
| Electrical Output Voltage | VOE | -40 | 40 | mV | IP = 0 A | 8 | |
| Total Output Error | ETOT | -5 | 5 | % | IP = ±30 A, TA = -40°C to 150°C | 8 | |
| Total Output Error | ETOT | -1.5 | 1.5 | % | IP = ±30 A, TA = 25°C | 8 | |
| Sensitivity | Sens | 66 | mV/A | Over full range of IP, TA = 25°C | 8 | ||
| Noise | VNOISE(PP) | 7 | mV | Peak-to-peak, TA = 25°C, 66 mV/A programmed Sensitivity, CF = 47 nF, COUT = open, 2 kHz bandwidth | 8 | ||
| Zero Current Output Slope | ∆VOUT(Q) | -0.35 | mV/°C | TA = -40°C to 25°C | 8 | ||
| Zero Current Output Slope | ∆VOUT(Q) | -0.08 | mV/°C | TA = 25°C to 150°C | 8 | ||
| Sensitivity Slope | ∆Sens | 0.007 | mV/A/°C | TA = -40°C to 25°C | 8 | ||
| Sensitivity Slope | ∆Sens | -0.002 | mV/A/°C | TA = 25°C to 150°C | 8 | ||
| Primary Conductor Resistance | RPRIMARY | 1.2 | mΩ | TA = 25°C | 5 | ||
| Rise Time | tr | 3.5 | μs | IP = IP(max), TA = 25°C, COUT = open | 5 | ||
| Frequency Bandwidth | f | 80 | kHz | -3 dB, TA = 25°C; IP is 10 A peak-to-peak | 5 | ||
| Nonlinearity | ELIN | 1.5 | % | Over full range of IP | 5 | ||
| Symmetry | ESYM | 98 | 100 | 102 | % | Over full range of IP | 5 |
| Power-On Time | tPO | 35 | µs | Output reaches 90% of steady-state level, TJ=25°C, 20 A present on leadframe | 5 | ||
| Magnetic Coupling | 12 | G/A | 5 | ||||
| Internal Filter Resistance | RF(INT) | 1.7 | kΩ | 5 | |||
| Operating Internal Leadframe Temperature | TA | -40 | 150 | °C | L range | 5 | |
| Junction-to-Lead Thermal Resistance | RθJL | 5 | °C/W | Mounted on the Allegro ASEK 714 evaluation board | 5 | ||
| Junction-to-Ambient Thermal Resistance | RθJA | 23 | °C/W | Mounted on the Allegro 85-0322 evaluation board, includes the power consumed by the board | 5 |
CAD (KiCad official)
- Symbol:
ACS714LLCTR-30A-T - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
acs714llctr-30a-t-etched.step/acs714llctr-30a-t-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);acs714llctr-30a-t.step/acs714llctr-30a-t.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Allegro MicroSystems, LLC datasheet (19 pp, sha256
3058a1f592f4f7aa, retrieved 2026-10-27, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).