component
ACS713ELCTR-20A-T
Public Made by Adomby adom
Allegro MicroSystems LLC Current Sensors, SOIC-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
main
ACS713ELCTR-20A-T
Allegro MicroSystems LLC · Current Sensors · SOIC-8
ACS713ELCTR-20A-T from Allegro MicroSystems LLC, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IP+ | passive | Input terminal for current being sampled; internally fused to pin 2 forming one side of the low-resistance (~1.2 mΩ) primary copper conduction path. Electrically isolated from the signal side (pins 5-8) up to 2.1 kVRMS. |
| 2 | IP+ | passive | Input terminal for current being sampled; internally fused to pin 1. Together pins 1-2 form the positive side of the primary current conduction path. |
| 3 | IP- | passive | Output terminal for current being sampled; internally fused to pin 4 forming the return side of the primary copper conduction path. Isolated from the signal side up to 2.1 kVRMS. |
| 4 | IP- | passive | Output terminal for current being sampled; internally fused to pin 3. Together pins 3-4 form the return side of the primary current path. |
| 5 | GND | power_in | Signal ground terminal for the Hall sensor and output amplifier circuitry. Reference for VCC, VIOUT, and FILTER. |
| 6 | FILTER | passive | Terminal for external capacitor (CF) that sets device bandwidth together with the ~1.7 kΩ internal filter resistance (RF(INT)). Larger CF lowers bandwidth and reduces output noise. |
| 7 | VIOUT | output | Analog output signal. Voltage is proportional to sampled DC primary current with sensitivity 185 mV/A (20A variant); quiescent output (IP = 0 A) is VCC × 0.1. Output source/sink capability 3 mA / 10 mA. |
| 8 | VCC | power_in | Device power supply terminal. 5.0 V nominal (4.5 to 5.5 V), typical supply current 10 mA (13 mA max). Output is ratiometric to VCC. Bypass with a 0.1 µF ceramic capacitor to GND. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Allegro MicroSystems LLC |
| Package | SOIC-8 |
| Category | Sensor |
| Pins | 8 |
Ordering variants
ACS713ELCTR-20A-TACS713ELCTR-20A-TELCTR-30A-T
CAD (KiCad official)
- Symbol:
ACS713ELCTR-20A-T - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
acs713elctr-20a-t-etched.step/acs713elctr-20a-t-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);acs713elctr-20a-t.step/acs713elctr-20a-t.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Allegro MicroSystems LLC datasheet (15 pp, sha256
50e71d5195b1c939, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# ACS713ELCTR-20A-T
**Allegro MicroSystems LLC** · Current Sensors · SOIC-8
ACS713ELCTR-20A-T from Allegro MicroSystems LLC, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IP+ | passive | Input terminal for current being sampled; internally fused to pin 2 forming one side of the low-resistance (~1.2 mΩ) primary copper conduction path. Electrically isolated from the signal side (pins 5-8) up to 2.1 kVRMS. |
| 2 | IP+ | passive | Input terminal for current being sampled; internally fused to pin 1. Together pins 1-2 form the positive side of the primary current conduction path. |
| 3 | IP- | passive | Output terminal for current being sampled; internally fused to pin 4 forming the return side of the primary copper conduction path. Isolated from the signal side up to 2.1 kVRMS. |
| 4 | IP- | passive | Output terminal for current being sampled; internally fused to pin 3. Together pins 3-4 form the return side of the primary current path. |
| 5 | GND | power_in | Signal ground terminal for the Hall sensor and output amplifier circuitry. Reference for VCC, VIOUT, and FILTER. |
| 6 | FILTER | passive | Terminal for external capacitor (CF) that sets device bandwidth together with the ~1.7 kΩ internal filter resistance (RF(INT)). Larger CF lowers bandwidth and reduces output noise. |
| 7 | VIOUT | output | Analog output signal. Voltage is proportional to sampled DC primary current with sensitivity 185 mV/A (20A variant); quiescent output (IP = 0 A) is VCC × 0.1. Output source/sink capability 3 mA / 10 mA. |
| 8 | VCC | power_in | Device power supply terminal. 5.0 V nominal (4.5 to 5.5 V), typical supply current 10 mA (13 mA max). Output is ratiometric to VCC. Bypass with a 0.1 µF ceramic capacitor to GND. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Allegro MicroSystems LLC |
| Package | SOIC-8 |
| Category | Sensor |
| Pins | 8 |
## Ordering variants
- `ACS713ELCTR-20A-T`
- `ACS713ELCTR-20A-TELCTR-30A-T`
## CAD (KiCad official)
- Symbol: `ACS713ELCTR-20A-T`
- Footprint: `Package_SO:SOIC-8_3.9x4.9mm_P1.27mm`
- 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files: `acs713elctr-20a-t-etched.step` / `acs713elctr-20a-t-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `acs713elctr-20a-t.step` / `acs713elctr-20a-t.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Allegro MicroSystems LLC datasheet](docs/acs713elctr-20a-t-datasheet.pdf) (15 pp, sha256 `50e71d5195b1c939`, retrieved 2026-08-17, tier: lcsc)
- **Extractor:** `ds2sf` (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/acs713elctr-20a-t-datasheet.pdf)