component
ACS71240LLCBTR-030B3
Public Made by Adomby adom
Allegro MicroSystems LLC Current Sensors, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 9d ago |
| viewers | 9d ago |
| acs71240llcbtr-030b3-etched.glb | 9d ago |
| acs71240llcbtr-030b3-etched.step | 9d ago |
| acs71240llcbtr-030b3-hero.glb | 9d ago |
| acs71240llcbtr-030b3-hero.overlay.json | 9d ago |
| acs71240llcbtr-030b3.glb | 9d ago |
| acs71240llcbtr-030b3.kicad_mod | 9d ago |
| acs71240llcbtr-030b3.kicad_sym | 9d ago |
| acs71240llcbtr-030b3.lbr | 9d ago |
| acs71240llcbtr-030b3.step | 9d ago |
| package.json | 9d ago |
| page.json | 9d ago |
| README.md | 9d ago |
ACS71240LLCBTR-030B3
Allegro MicroSystems LLC · Current Sensors · SOIC-8
ACS71240LLCBTR-030B3 from Allegro MicroSystems LLC, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IP+ | passive | Positive terminal for the current being sensed; fused internally, with the primary conductor rated at 1.2 mΩ (SOIC-8) and 55 A maximum continuous current at TA = 25°C. |
| 2 | IP+ | passive | Positive terminal for the current being sensed; fused internally, and internally connected to pin 1 as a second positive terminal. |
| 3 | IP- | passive | Negative terminal for the current being sensed; fused internally, and the current path runs from IP+ to IP-. |
| 4 | IP- | passive | Negative terminal for the current being sensed; fused internally, and internally connected to pin 3 as a second negative terminal. |
| 5 | GND | power_in | Signal ground terminal for the device's analog output and fault circuitry. |
| 6 | FAULT | output | Overcurrent fault output, active low; absolute maximum FAULT voltage is 25 V and the fault trips between 50% and 200% of IP. |
| 7 | VIOUT | output | Analog output signal proportional to the measured current; absolute maximum output voltage is VCC + 0.7 V. |
| 8 | VCC | power_in | Device power supply terminal; absolute maximum supply voltage is 6 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Allegro MicroSystems LLC |
| Package | SOIC-8 |
| Category | Magnetic Sensors |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply Voltage (3.3 V variant) | VCC | 3 | 3.3 | 3.6 | V | 3.3 V variant | 6 |
| Supply Current (3.3 V variant) | ICC | 7.5 | 12 | mA | 3.3 V variant, no load on VIOUT | 6 | |
| Output Capacitive Load | CL | 4.7 | nF | VIOUT to GND | 6 | ||
| Output Resistive Load | RL | 10 | kΩ | VIOUT to GND | 6 | ||
| Hall Plate Sensitivity Matching | Sensmatch | -1 | 1 | % | TA = 25°C | 6 | |
| Rise Time | tr | 3 | 4 | μs | TA = 25°C, CL = 1 nF | 6 | |
| Propagation Delay | tpd | 1.6 | 2.2 | μs | TA = 25°C, CL = 1 nF | 6 | |
| Response Time | tRESPONSE | 4 | 4.9 | μs | TA = 25°C, CL = 1 nF | 6 | |
| Noise Density (3.3 V) | IND | 150 | µARMS/√Hz | VCC = 3.3 V, input referred, TA = 25°C, CL = 1 nF | 6 | ||
| Nonlinearity | ELIN | -1 | 1 | % | Through full range of IP, SOIC-8 package | 6 | |
| Output Saturation Voltage Low | VSAT_L | 0.3 | V | RL = 10 kΩ | 6 | ||
| FAULT Current Hysteresis | IF(HYS) | 3 | 12 | % | Percent of IPR(MAX) | 7 | |
| FAULT Output Pullup Resistor | RPU | 10 | 500 | kΩ | 7 | ||
| FAULT Output Voltage Low | VOL | 0.3 | V | RPU = 10 kΩ, during fault condition | 7 | ||
| FAULT Response Time | tFAULT | 1.5 | 2.5 | µs | Input current step 20% above IFAULT with rise time ≤ 1 µs; 100 pF from FAULT to GND | 7 | |
| FAULT Error (IFAULT, TA = 25°C) | EF | -10 | 3.5 | 10 | % | IFAULT, TA = 25°C | 7 |
| FAULT Error (TA = -40°C or TA(MAX)) | EF | -10 | 5 | 10 | % | TA = -40°C or TA(MAX) | 7 |
| Optimized Sensing Range (030B3) | IPR | -30 | 30 | A | 12 | ||
| Total Output Error (TA = 25°C to 150°C) | ETOT | -2 | 0.6 | 2 | % | IP = IPR(max), TA = 25°C to 150°C | 12 |
| Total Output Error (TA = -40°C to 25°C) | ETOT | -6 | 1.4 | 6 | % | IP = IPR(max), TA = -40°C to 25°C | 12 |
| Sensitivity Error (TA = 25°C to 150°C) | ESENS | -1.9 | 0.53 | 1.9 | % | IP = IPR(max), TA = 25°C to 150°C | 12 |
| Sensitivity Error (TA = -40°C to 25°C) | ESENS | -5.5 | 1.1 | 5.5 | % | IP = IPR(max), TA = -40°C to 25°C | 12 |
| Voltage Offset Error (TA = 25°C to 150°C) | VOE | -10 | 7.2 | 10 | mV | IP = 0 A, TA = 25°C to 150°C | 12 |
| Voltage Offset Error (TA = -40°C to 25°C) | VOE | -30 | 9.5 | 30 | mV | IP = 0 A, TA = -40°C to 25°C | 12 |
| Supply Voltage (absolute maximum) | VCC | 6 | V | 3 | |||
| Reverse Supply Voltage | VCC(R) | -0.5 | V | 3 | |||
| Reverse Output Voltage | VIOUT(R) | -0.5 | V | 3 | |||
| FAULT Voltage | VFAULT | 25 | V | 3 | |||
| Reverse FAULT Voltage | VFAULT(R) | -0.5 | V | 3 | |||
| Maximum Continuous Current | ICMAX | 55 | A | TA = 25°C, SOIC-8 package | 3 | ||
| Operating Ambient Temperature (Range L, SOIC-8) | TA | -40 | 150 | °C | Range L (SOIC-8 package) | 3 | |
| Junction Temperature | TJ(MAX) | 165 | °C | 3 | |||
| Storage Temperature Range | Tstg | -65 | 170 | °C | 3 | ||
| Human Body Model ESD (SOIC-8) | VHBM | -6.5 | 6.5 | kV | Per AEC-Q100, SOIC-8 package | 3 | |
| Charged Device Model ESD | VCDM | -1 | 1 | kV | Per AEC-Q100 | 3 | |
| Dielectric Surge Strength Test Voltage | VSURGE | 6000 | V | ±5 pulses, 1.2 µs (rise) / 50 µs (width) per IEC 61000-4-5 | 3 | ||
| Dielectric Strength Test Voltage | VISO | 2400 | VRMS | Agency type-tested 60 s per UL 60950-1; production-tested 1 s | 3 | ||
| Working Voltage for Basic Isolation | VWVBI | 420 | VPK or VDC | Basic (single) isolation per UL 60950-1 (edition 2) | 3 | ||
| Clearance | Dcl | 4.2 | mm | Minimum distance through air from IP leads to signal leads | 3 | ||
| Creepage | Dcr | 4.2 | mm | Minimum distance along package body from IP leads to signal leads | 3 | ||
| Nominal Sensitivity (030B3) | Sens | 44 | mV/A | IPR(min) < IP < IPR(max) | 12 | ||
| Zero-Current Output Voltage (030B3) | VIOUT(Q) | 1.65 | V | Bidirectional, IP = 0 A | 12 | ||
| Primary Conductor Resistance (SOIC-8) | RIP | 1.2 | mΩ | TA = 25°C | 6 | ||
| Primary Conductor Inductance (SOIC-8) | LIP | 2 | nH | TA = 25°C | 6 | ||
| Primary Hall Coupling Factor (SOIC-8) | G1 | 11 | G/A | TA = 25°C | 6 | ||
| Secondary Hall Coupling Factor (SOIC-8) | G2 | -2.8 | G/A | TA = 25°C | 6 | ||
| Common Mode Field Rejection (SOIC-8) | CMFR | 0.6 | mA/G | Offset due to DC common field | 6 | ||
| Output Slew Rate | SR | 0.53 | V/µs | TA = 25°C, CL = 1 nF | 6 | ||
| Bandwidth | BW | 120 | kHz | Small signal -3 dB; CL = 1 nF | 6 | ||
| Noise (3.3 V) | IN | 78 | mARMS | VCC = 3.3 V, input referred, TA = 25°C, CL = 1 nF | 6 | ||
| Power Supply Rejection Ratio (DC to 1 kHz) | PSRR | 40 | dB | VCC = VCC ±10%, TA = 25°C, DC to 1 kHz | 6 | ||
| Power Supply Rejection Ratio (1 kHz to 20 kHz) | PSRR | 30 | dB | VCC = VCC ±10%, TA = 25°C, 1 kHz to 20 kHz | 6 | ||
| Power Supply Rejection Ratio (20 kHz to 60 kHz) | PSRR | 20 | dB | VCC = VCC ±10%, TA = 25°C, 20 kHz to 60 kHz | 6 | ||
| Power-On Time | tPO | 80 | µs | TA = 25°C | 6 | ||
| Shorted Output-to-Ground Current | ISC(GND) | 30 | mA | TA = 25°C | 6 | ||
| Shorted Output-to-VCC Current | ISC(VCC) | 1.8 | mA | TA = 25°C | 6 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | copper | 1500 mm2 of 4 oz. copper (0.1388 mm) connected to pins 1 and 2, | 20 |
CAD (KiCad official)
- Symbol:
ACS71240LLCBTR-030B3 - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
acs71240llcbtr-030b3-etched.step/acs71240llcbtr-030b3-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);acs71240llcbtr-030b3.step/acs71240llcbtr-030b3.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Allegro MicroSystems LLC datasheet (25 pp, sha256
bb47820aa99ea699, retrieved 2026-10-19, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).