component
AC6965E4
Public Made by Adomby adom
JieLi Tech Microcontrollers (MCU/MPU/SOC), QSOP-24. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownAC6965E4
JieLi Tech · Microcontrollers (MCU/MPU/SOC) · QSOP-24
AC6965E4 from JieLi Tech, in a QSOP-24. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | PC5 | bidirectional | GPIO with 24/8 mA drive per Table 1-1; alternate functions include SD0 clock (A), SPI1 data out (B), IIC SDA (B), ADC channel 12, Timer1 clock input, and UART2 RXD (D). |
| 2 | PC4 | bidirectional | GPIO with 24/8 mA drive per Table 1-1; alternate functions include SD0 command (A), SPI0 data3 (AB), SPI1 clock (B), IIC SCL (B), ADC channel 11, Timer1 PWM output, and UART2 TXD (D). |
| 3 | USBDM | bidirectional | USB negative data line with 4 mA drive, internally pulled down (Table 2-5 gives 180K pull-down, 15K tolerance comment in table), also multiplexed as SPI2 data out (B), IIC SDA (A), ADC channel 14, and UART1 RXD (D). |
| 4 | USBDP | bidirectional | USB positive data line with 4 mA drive, internally pulled down per Table 1-1, also multiplexed as SPI2 clock (B), IIC SCL (A), ADC channel 13, and UART1 TXD (D). |
| 5 | PA4 | bidirectional | GPIO with 24/8 mA drive per Table 1-1; alternate functions include SD0 command (C), analog channel 0 right, PLNK data 1, UART1 RTS, ADC channel 3, Timer4 clock input, and UART2 RXA (A). |
| 6 | PA3 | bidirectional | GPIO with 24/8 mA drive per Table 1-1; alternate functions include SD0 data (C), analog channel 0 left, PLNK serial clock, UART1 CTS, ADC channel 2, PWM5 output, and UART2 TXA. |
| 7 | PA2 | bidirectional | GPIO with 24/8 mA drive per Table 1-1; alternate functions include SD0 clock (C), microphone bias output, and Timer3 capture. |
| 8 | PA1 | bidirectional | GPIO with 24/8 mA drive per Table 1-1; alternate functions include ADC channel 1, Timer4 PWM output, UART1 RXC, and MIC input channel. |
| 9 | PA0 | bidirectional | GPIO with drive strength not stated in the table row (Table 1-1 drive column blank); alternate functions include SD power supply (SDPG), ADC channel 0, CLKOUT0, and UART1 TXC. |
| 10 | DACVSS | power_in | DAC ground pin. |
| 11 | VCOM | passive | Datasheet lists this pin as VCOM with no type or function text in Table 1-1. |
| 12 | DACL | output | DAC left channel analog output. |
| 13 | PB7 | bidirectional | GPIO with 24/8 mA drive per Table 1-1; alternate functions include SD0 clock (F), analog channel 1 right, SPI2 data out (A), IIC SDA (C), ADC channel 9, Timer5 PWM output, and UART1 RXA. |
| 14 | PB6 | bidirectional | GPIO with 24/8 mA drive per Table 1-1; alternate functions include SD0 command (F), analog channel 1 left, SPI2 clock (A), IIC SCL (C), ADC channel 8, Timer3 clock input, and UART1 TXA. |
| 15 | PB4 | bidirectional | GPIO with 24/8 mA drive per Table 1-1; alternate functions include SD0 data0 (F), SPI0 data2 (A), ADC channel 7, CLKOUT1, and UART2 TXC/RXC (C). |
| 16 | LDO_IN | power_in | Battery charger input with high-voltage resistance per Table 2-1, rated 5.5 V maximum as LDO_IN charge input voltage; the same pin number also carries PB5 GPIO (8 mA drive) with SPI2 data input (A), PWM3, Timer1 capture, and UART0 TXC/RXC (C). |
| 17 | VBAT | power_in | Battery power supply input, 2.2 V to 5.5 V per Table 2-1. |
| 18 | VDDIO | power_in | IO power supply, nominal 3.3 V, with a range of 2.2 V to 3.6 V per the Features section. |
| 19 | PB1 | bidirectional | GPIO with 24/8 mA drive and default internal pull-up per Table 2-5; also serves as long-press reset, ADC channel 5, Timer2 clock input, and UART0 RXB. |
| 20 | VSSIO | power_in | IO ground pin. |
| 21 | FMIP | input | FM antenna input. |
| 22 | BT_RF | passive | Bluetooth RF antenna pin; the table gives no electrical type for this pin. |
| 23 | BT_SOCI | input | Bluetooth oscillator input. |
| 24 | BT_SOCO | output | Bluetooth oscillator output. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | JieLi Tech |
| Package | QSOP-24 |
| Category | Embedded Processors & Controllers |
| Pins | 24 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Ambient Temperature | Tamb | -20 | 70 | °C | 7 | ||
| Storage temperature | Tstg | -65 | 150 | °C | 7 | ||
| Supply Voltage | VBAT | 2.2 | 5.5 | V | 7 | ||
| 3.3V IO Input Voltage | V3.3IO | -0.3 | V | 7 | |||
| Charge Input Voltage (LDO_IN) | LDO_IN | -0.3 | 5.5 | V | 7 | ||
| LDO_IN loading current | 300 | mA | VBAT = 4.2V | 7 | |||
| VBAT voltage input | VBAT | 2.2 | 3.7 | 5.5 | V | 7 | |
| Voltage output (VDVDD) | VDVDD | 0.9 | 1.2 | 1.25 | V | VBAT = 4.2V, 30mA loading | 7 |
| Charge input voltage (LDO_IN) | LDO_IN | 4.5 | 5 | 5.5 | V | 7 | |
| Charge Voltage | VCharge | 4.15 | 4.2 | 4.25 | V | 7 | |
| Charge Current | ICharge | 20 | 300 | mA | Charge current at fast charge mode | 7 | |
| Trickle Charge Current | ITrikl | 20 | 45 | 70 | mA | VBAT<VTrikl | 7 |
| Low-Level Input Voltage | VIL | -0.3 | V | VDDIO = 3.3V | 8 | ||
| Low-Level Output Voltage | VOL | 0.33 | V | VDDIO = 3.3V | 8 | ||
| High-Level Output Voltage | VOH | 2.7 | V | VDDIO = 3.3V | 8 | ||
| Internal pull-up/pull-down resistor accuracy | -20 | 20 | % | internal pull-up/pull-down resistance accuracy | 8 | ||
| DAC Output Power | 11 | mW | 32ohm loading | 8 | |||
| Frequency Response | 20 | Hz | 1KHz/0dB 10Kohm loading | 8 | |||
| Input Frequency | 76 | 108 | MHz | 10 | |||
| Usable Sensitivity | 3 | 4 | 8 | dBμV | EMF, (S+N)/N=26dB | 10 | |
| Audio Output Voltage | 0 | 3 | V | Empty Load | 10 | ||
| Audio Frequency Response | 20 | Hz | 10 | ||||
| Voltage output (VVDDIO) | VVDDIO | 3.3 | V | VBAT = 4.2V, 100mA loading | 7 | ||
| THD+N | -75 | dB | 8 | ||||
| S/N | 95 | dB | 8 | ||||
| Crosstalk | -90 | dB | 8 | ||||
| S/N | 90 | 91 | dB | 9 | |||
| THD+N | -70 | dB | 1KHz/-60dB | 9 | |||
| Crosstalk | -90 | dB | 9 |
CAD (KiCad official)
- Symbol:
AC6965E4 - Footprint:
Package_SO:QSOP-24_3.9x8.7mm_P0.635mm - 3D model: QSOP-24 (KiCad packages3D, STEP)
- 3D model files:
ac6965e4-etched.step/ac6965e4-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ac6965e4.step/ac6965e4.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: JieLi Tech datasheet (12 pp, sha256
a686bfc593f6f744, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).