component

A5191HRTLG-XTP

Public Made by Adom

by adom

onsemi Interface - Specialized, LQFP-32(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentinterfacea5191hrtlg-xtpfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
a5191hrtlg-xtp / README.md
History Download
Ray Publish 0.1.0 b8699c4 15d ago

A5191HRTLG-XTP

onsemi · Interface - Specialized · LQFP-32(7x7)

A5191HRTLG-XTP from onsemi, in a LQFP-32(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 TEST5 input Factory test pin; connect to VSS for normal operation.
2 RESETB input Holds all digital logic in reset when low; keep it low at least 10 ns after VDD reaches 2.5 V, and connect it to VDD for normal operation.
3 TEST7 input Factory test pin; connect to VSS for normal operation.
4 TEST8 input Factory test pin; connect to VSS for normal operation.
5 TEST9 input Factory test pin; connect to VSS for normal operation.
6 VSS power_in Digital ground.
7 TxA output Transmit modulator output; a trapezoidal 1200 Hz or 2200 Hz waveform that is active when RTSB is low and sits at 0.5 V when RTSB is high.
8 AREF input Receiver reference voltage; normally 1.23 V is selected with VDDA = 3.3 V.
9 CDREF input Carrier detect reference voltage that should be set 85 mV below AREF to give a nominal 100 mVp-p carrier detect level.
10 CBIAS output Comparator bias current connection to the external bias resistor, selected so that AREF / RBIAS = 2.5 µA ±5 %.
11 TEST10 input Factory test pin; connect to VSS for normal operation.
12 VSSA power_in Analog ground.
13 VDDA power_in Analog supply voltage powering the analog modem circuitry.
14 RxA input Receive data demodulator input that accepts a HART 1200 / 2200 Hz FSK modulated waveform.
15 RxAF output Output of the three-pole high-pass receive data filter.
16 RxAFI input Positive input of the carrier detect comparator and the receiver filter comparator.
17 XOUT output Internal oscillator output; connect to an external 460.8 kHz clock or a parallel-mode 460.8 kHz ceramic resonator.
18 XIN input Internal oscillator input; connect to a parallel-mode 460.8 kHz ceramic resonator or ground it when using an external 460.8 kHz clock.
19 VSSA power_in Analog ground.
20 VSS power_in Digital ground.
21 VDD power_in Digital supply voltage powering the digital modem circuitry; the supply range is 3.0 V to 5.5 V.
22 RTSB input Active-low request-to-send input that enables the modulator (transmit) when low and must be held high during power-up.
23 TxD input Transmit data input accepting NRZ digital data; a low level gives 2200 Hz and a high level gives 1200 Hz at the modulator output.
24 TEST11 unconnected Do not connect.
25 RxD output Received demodulated HART data output to the microcontroller; it is only active while CD is high.
26 CD output Carrier detect output that goes high when a valid input is recognized on RxA.
27 TEST12 unconnected Do not connect.
28 TEST1 input Factory test pin; connect to VSS for normal operation.
29 TEST2 unconnected Do not connect.
30 VDD power_in Digital supply voltage powering the digital modem circuitry; the supply range is 3.0 V to 5.5 V.
31 TEST3 unconnected Do not connect.
32 TEST4 unconnected Do not connect.

Key specifications

Parameter Value
Manufacturer onsemi
Package LQFP-32(7x7)
Category Interface
Pins 32

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Ambient temperature TA -40 85 °C 2
Storage temperature TS -55 150 °C 2
Junction temperature TJ -40 85 °C 2
Supply voltage VDD -0.3 6 V 2
DC input, output voltage VIN, VOUT -0.3 V Printed max is VDD + 0.3 V; not a fixed number 2
Supply voltage VDD 3 5.5 V VSS = 0 V; 3.0 V to 5.5 V power supply 3
Operating ambient temperature TA -40 85 °C Industrial range 3
Input voltage, low VIL 0.3 * VDD VDD 3.0 V to 5.5 V; printed as 0.3 * VDD 3
Input voltage, high VIH 0.7 * VDD VDD 3.0 V to 5.5 V; printed as 0.7 * VDD 3
Output voltage, low VOL 0.4 V IOL = 0.67 mA; VDD 3.0 V to 5.5 V 3
Output voltage, high VOH 2.4 V IOH = −0.67 mA; VDD 3.0 V to 5.5 V 3
Input leakage current IIL/IIH -500 500 nA 3
Output leakage current IOLL -10 10 A Unit printed as A (micro sign not shown in text) 3
Power supply current, 3.3 V IDDA 150 330 450 A RBIAS = 500 k, AREF = 1.235 V; VDD 3.3 V 3
Power supply current, 5.0 V IDDA 150 300 600 A RBIAS = 500 k, AREF = 1.235 V; VDD 5.0 V 3
Dynamic digital current IDDD 25 200 A VDD 5.0 V 3
Analog reference, 3.3 V AREF 1.2 1.235 V VDD 3.3 V 3
Analog reference, 5.0 V AREF 2.5 2.6 V VDD 5.0 V 3
Carrier detect reference (AREF − 0.08 V), 3.3 V CDREF 1.15 V VDD 3.3 V; AREF − 0.08 V 3
Carrier detect reference (AREF − 0.08 V), 5.0 V CDREF 2.42 V VDD 5.0 V; AREF − 0.08 V 3
Comparator bias current CBIAS 2.5 A RBIAS = 500 k, AREF = 1.235 V 3
RxA leakage current -150 150 nA Printed ±150 nA 3
RxA frequency, mark (logic 1) 1190 1200 1210 Hz 3
RxA frequency, space (logic 0) 2180 2200 2220 Hz 3
RxAFI leakage current -500 500 nA Printed ±500 nA 3
TxA frequency, mark (logic 1) 1196.9 Hz Single value printed; column not shown 3
TxA frequency, space (logic 0) 2194.3 Hz Single value printed; column not shown 3
TxA amplitude 500 mV AREF = 1.235 V; single value printed 3
TxA slew rate, mark (logic 1) 1860 V/s Single value printed; column not shown 3
TxA slew rate, space (logic 0) 3300 V/s Single value printed; column not shown 3
TxA loading 30 k AREF = 1.235 V; unit printed as k 3
RxD rise/fall time 20 ns Single value printed; column not shown 3
CD rise/fall time 20 ns Single value printed; column not shown 3
Demodulator jitter 12 % of 1 bit Input 1200 Hz ±10 Hz, 2200 Hz ±20 Hz; clock 460.8 kHz ±0.1%; RxA asymmetry 0 4
Resonator tolerance -1 1 % Printed 1.0 % 4
Resonator frequency 460.8 kHz 4
External clock frequency 456.2 460.8 465.4 kHz External clock; VDD 3.0 V to 5.5 V 4
External clock duty cycle 40 50 60 % External clock 4
RESETB low time after VDD reaches VDDH tPOR 10 ns After VDD reaches 2.5 V (VDDH) 10
Minimum VDD for power-on reset VDDH 2.5 V RESETB held low until VDD above VDDH 10

CAD (KiCad official)

  • Symbol: A5191HRTLG-XTP
  • Footprint: Package_QFP:LQFP-32_7x7mm_P0.8mm
  • 3D model: LQFP-32(7x7) (KiCad packages3D, STEP)
  • 3D model files: a5191hrtlg-xtp-etched.step / a5191hrtlg-xtp-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); a5191hrtlg-xtp.step / a5191hrtlg-xtp.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (14 pp, sha256 1f444995f546c0b4, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF