main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 20d ago
viewers 9435a: viewers · Ray 20d ago
9435a-etched.glb 9435a: factory component page (tier=lcsc) · Ray 20d ago
9435a-etched.step 9435a: factory component page (tier=lcsc) · Ray 20d ago
9435a-hero.glb 9435a: hero GLB from the etched model (keeps the MPN mark) · Ray 20d ago
9435a-hero.overlay.json Publish 0.1.0 · Ray 20d ago
9435a.glb Publish 0.1.0 · Ray 20d ago
9435a.kicad_mod Publish 0.1.0 · Ray 20d ago
9435a.kicad_sym Publish 0.1.0 · Ray 20d ago
9435a.lbr Publish 0.1.0 · Ray 20d ago
9435a.step Publish 0.1.0 · Ray 20d ago
package.json Publish 0.1.0 · Ray 20d ago
page.json Set visibility: public · Ray 20d ago
README.md Publish 0.1.0 · Ray 20d ago

9435A

HL · MOSFETs · SOP-8

9435A from HL, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S passive Source of the P-channel MOSFET (pins 1-3 are source); the drain-source rating is -30V.
2 S passive Source of the P-channel MOSFET, tied with pins 1 and 3; continuous current is -5.3A at 25°C.
3 S passive Source of the P-channel MOSFET, tied with pins 1 and 2; the body diode continuous source current is -5.3A.
4 G input Gate of the P-channel MOSFET; the gate-source voltage is rated ±20V and the threshold is -1V to -2.5V.
5 D passive Drain of the P-channel MOSFET (pins 5-8 are drain); the drain-source voltage is rated -30V with a pulsed drain current of -20A.
6 D passive Drain of the P-channel MOSFET, tied with pins 5, 7 and 8; the on-resistance is 36mΩ typ. at VGS=-10V.
7 D passive Drain of the P-channel MOSFET, tied with pins 5, 6 and 8; the continuous drain current is -5.3A at 25°C.
8 D passive Drain of the P-channel MOSFET, tied with pins 5-7; the continuous drain current is -4.7A at 100°C.

Key specifications

Parameter Value
Manufacturer HL
Package SOP-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: 9435A
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: 9435a-etched.step / 9435a-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 9435a.step / 9435a.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: HL datasheet (5 pp, sha256 e1b696e414e31d71, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF