component
93LC86BT-I
Public Made by Adomby adom
Microchip Tech Pre-ordered Chips, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
93LC86BT-I
Microchip Tech · Pre-ordered Chips · SOIC-8
93LC86BT-I from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CS | input | A high level selects the device and a low level deselects it into Standby mode, with CS held low for 250 ns minimum (TCSL) between consecutive instructions. |
| 2 | CLK | input | Opcodes, address and data bits are clocked in on the positive edge of CLK, and data bits are clocked out on the positive edge of CLK. |
| 3 | DI | input | Data In clocks in the Start bit, opcode, address and data synchronously with the CLK input. |
| 4 | DO | tri_state | Data Out outputs read data synchronously with CLK (TPD after the positive edge) and shows Ready/Busy status during erase and write cycles, and is High-Z if CS is held low for the entire cycle. |
| 5 | VSS | power_in | Ground reference for the device. |
| 6 | ORG | unconnected | Memory organization pin available on the 93XX86C only; on the 93XX86B the organization is always x16, so this pin has no function on this device. |
| 7 | PE | unconnected | Program Enable pin available on the 93XX86C only; it is not available on the 93XX86B, where programming is always enabled. |
| 8 | VCC | power_in | Power supply; the 93LC86B operates from 2.5-5.5 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOIC-8 |
| Category | Interface ICs |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input leakage current | ILI | -1 | 1 | µA | VIN = VSS or VCC | 3 | |
| Output leakage current | ILO | -1 | 1 | µA | VOUT = VSS or VCC | 3 | |
| Pin capacitance (all inputs/outputs) | CIN, COUT | 7 | pF | VIN/VOUT = 0V (Note 1); TA = 25°C, FCLK = 1 MHz | 3 | ||
| High-level input voltage | VIH1 | 2 | V | VCC 2.7V | 3 | ||
| Low-level input voltage | VIL1 | -0.3 | 0.8 | V | VCC 2.7V | 3 | |
| Low-level input voltage | VIL2 | -0.3 | V | VCC < 2.7V | 3 | ||
| Low-level output voltage | VOL1 | 0.4 | V | IOL = 2.1 mA, VCC = 4.5V | 3 | ||
| Low-level output voltage | VOL2 | 0.2 | V | IOL = 100 µA, VCC = 2.5V | 3 | ||
| High-level output voltage | VOH1 | 2.4 | V | IOH = -400 µA, VCC = 4.5V | 3 | ||
| Write current | ICC write | 3 | mA | FCLK = 3 MHz, VCC = 5.5V | 3 | ||
| Write current | ICC write | 500 | µA | FCLK = 2 MHz, VCC = 2.5V | 3 | ||
| Read current | ICC read | 1 | mA | FCLK = 3 MHz, VCC = 5.5V | 3 | ||
| Read current | ICC read | 500 | µA | FCLK = 2 MHz, VCC = 3.0V | 3 | ||
| Read current | ICC read | 100 | µA | FCLK = 2 MHz, VCC = 2.5V | 3 | ||
| Standby current (Industrial) | ICCS | 1 | µA | I, Temp; CLK = CS = 0V; ORG = DI; PE = VSS or VCC (Note 2, 3) | 3 | ||
| VCC voltage detect | VPOR | 1.5 | 3.8 | V | (Note 1) | 3 | |
| Clock frequency | FCLK | 3 | MHz | 4.5V ≤ VCC < 5.5V | 4 | ||
| Clock frequency | FCLK | 2 | MHz | 2.5V ≤ VCC < 4.5V | 4 | ||
| Clock high time | TCKH | 200 | ns | 4.5V ≤ VCC < 5.5V | 4 | ||
| Clock high time | TCKH | 250 | ns | 2.5V ≤ VCC < 4.5V | 4 | ||
| Clock low time | TCKL | 100 | ns | 4.5V ≤ VCC < 5.5V | 4 | ||
| Clock low time | TCKL | 200 | ns | 2.5V ≤ VCC < 4.5V | 4 | ||
| Chip Select setup time | TCSS | 50 | ns | 4.5V ≤ VCC < 5.5V | 4 | ||
| Chip Select setup time | TCSS | 100 | ns | 2.5V ≤ VCC < 4.5V | 4 | ||
| Chip Select hold time | TCSH | 0 | ns | 1.8V ≤ VCC < 5.5V | 4 | ||
| Chip Select low time | TCSL | 250 | ns | 1.8V ≤ VCC < 5.5V | 4 | ||
| Data input setup time | TDIS | 50 | ns | 4.5V ≤ VCC < 5.5V | 4 | ||
| Data input setup time | TDIS | 100 | ns | 2.5V ≤ VCC < 4.5V | 4 | ||
| Data input hold time | TDIH | 50 | ns | 4.5V ≤ VCC < 5.5V | 4 | ||
| Data input hold time | TDIH | 100 | ns | 2.5V ≤ VCC < 4.5V | 4 | ||
| Data output delay time | TPD | 100 | ns | 4.5V ≤ VCC < 5.5V, CL = 100 pF | 4 | ||
| Data output delay time | TPD | 250 | ns | 2.5V ≤ VCC < 4.5V, CL = 100 pF | 4 | ||
| Data output disable time | TCZ | 100 | ns | 4.5V ≤ VCC < 5.5V (Note 1) | 4 | ||
| Data output disable time | TCZ | 200 | ns | 1.8V ≤ VCC < 4.5V (Note 1) | 4 | ||
| Status valid time | TSV | 200 | ns | 4.5V ≤ VCC < 5.5V, CL = 100 pF | 4 | ||
| Status valid time | TSV | 300 | ns | 2.5V ≤ VCC < 4.5V, CL = 100 pF | 4 | ||
| Program cycle time | TWC | 5 | ms | Erase/Write mode (AA and LC versions) | 4 | ||
| Erase all cycle time | TEC | 6 | ms | ERAL mode, 4.5V VCC 5.5V | 4 | ||
| Write all cycle time | TWL | 15 | ms | WRAL mode, 4.5V VCC 5.5V | 4 | ||
| Endurance | 1 | M cycles | 25°C, VCC = 5.0V (Note 2) | 4 | |||
| Absolute maximum VCC | VCC | 7 | V | 3 | |||
| All inputs and outputs w.r.t. VSS | -0.6 | V | Printed upper limit is VCC + 1.0V | 3 | |||
| Storage temperature | -65 | 150 | °C | 3 | |||
| Ambient temperature with power applied | -40 | 125 | °C | 3 | |||
| ESD protection on all pins | 4 | kV | 3 | ||||
| Supply voltage VCC (93LC86B) | VCC | 2.5 | 5.5 | V | Device selection table range for 93LC86B | 1 | |
| Ambient temperature, Industrial (I) grade | TA | -40 | 85 | °C | Industrial (I) grade | 1 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | tin | MSOP, 6-lead SOT-23, 8-lead 2x3 DFN/TDFN and 8- lead TSSOP. All packages are Pb-free (Matte Tin) | 1 |
CAD (KiCad official)
- Symbol:
93LC86BT-I - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
93lc86bt-i-etched.step/93lc86bt-i-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);93lc86bt-i.step/93lc86bt-i.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (38 pp, sha256
80077b3c8a93e06c, retrieved 2026-10-30, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# 93LC86BT-I
**Microchip Tech** · Pre-ordered Chips · SOIC-8
93LC86BT-I from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CS | input | A high level selects the device and a low level deselects it into Standby mode, with CS held low for 250 ns minimum (TCSL) between consecutive instructions. |
| 2 | CLK | input | Opcodes, address and data bits are clocked in on the positive edge of CLK, and data bits are clocked out on the positive edge of CLK. |
| 3 | DI | input | Data In clocks in the Start bit, opcode, address and data synchronously with the CLK input. |
| 4 | DO | tri_state | Data Out outputs read data synchronously with CLK (TPD after the positive edge) and shows Ready/Busy status during erase and write cycles, and is High-Z if CS is held low for the entire cycle. |
| 5 | VSS | power_in | Ground reference for the device. |
| 6 | ORG | unconnected | Memory organization pin available on the 93XX86C only; on the 93XX86B the organization is always x16, so this pin has no function on this device. |
| 7 | PE | unconnected | Program Enable pin available on the 93XX86C only; it is not available on the 93XX86B, where programming is always enabled. |
| 8 | VCC | power_in | Power supply; the 93LC86B operates from 2.5-5.5 V. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOIC-8 |
| Category | Interface ICs |
| Pins | 8 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input leakage current | ILI | -1 | | 1 | µA | VIN = VSS or VCC | 3 |
| Output leakage current | ILO | -1 | | 1 | µA | VOUT = VSS or VCC | 3 |
| Pin capacitance (all inputs/outputs) | CIN, COUT | | | 7 | pF | VIN/VOUT = 0V (Note 1); TA = 25°C, FCLK = 1 MHz | 3 |
| High-level input voltage | VIH1 | 2 | | | V | VCC 2.7V | 3 |
| Low-level input voltage | VIL1 | -0.3 | | 0.8 | V | VCC 2.7V | 3 |
| Low-level input voltage | VIL2 | -0.3 | | | V | VCC < 2.7V | 3 |
| Low-level output voltage | VOL1 | | | 0.4 | V | IOL = 2.1 mA, VCC = 4.5V | 3 |
| Low-level output voltage | VOL2 | | | 0.2 | V | IOL = 100 µA, VCC = 2.5V | 3 |
| High-level output voltage | VOH1 | 2.4 | | | V | IOH = -400 µA, VCC = 4.5V | 3 |
| Write current | ICC write | | | 3 | mA | FCLK = 3 MHz, VCC = 5.5V | 3 |
| Write current | ICC write | | | 500 | µA | FCLK = 2 MHz, VCC = 2.5V | 3 |
| Read current | ICC read | | | 1 | mA | FCLK = 3 MHz, VCC = 5.5V | 3 |
| Read current | ICC read | | | 500 | µA | FCLK = 2 MHz, VCC = 3.0V | 3 |
| Read current | ICC read | | | 100 | µA | FCLK = 2 MHz, VCC = 2.5V | 3 |
| Standby current (Industrial) | ICCS | | | 1 | µA | I, Temp; CLK = CS = 0V; ORG = DI; PE = VSS or VCC (Note 2, 3) | 3 |
| VCC voltage detect | VPOR | 1.5 | | 3.8 | V | (Note 1) | 3 |
| Clock frequency | FCLK | | | 3 | MHz | 4.5V ≤ VCC < 5.5V | 4 |
| Clock frequency | FCLK | | | 2 | MHz | 2.5V ≤ VCC < 4.5V | 4 |
| Clock high time | TCKH | 200 | | | ns | 4.5V ≤ VCC < 5.5V | 4 |
| Clock high time | TCKH | 250 | | | ns | 2.5V ≤ VCC < 4.5V | 4 |
| Clock low time | TCKL | 100 | | | ns | 4.5V ≤ VCC < 5.5V | 4 |
| Clock low time | TCKL | 200 | | | ns | 2.5V ≤ VCC < 4.5V | 4 |
| Chip Select setup time | TCSS | 50 | | | ns | 4.5V ≤ VCC < 5.5V | 4 |
| Chip Select setup time | TCSS | 100 | | | ns | 2.5V ≤ VCC < 4.5V | 4 |
| Chip Select hold time | TCSH | 0 | | | ns | 1.8V ≤ VCC < 5.5V | 4 |
| Chip Select low time | TCSL | 250 | | | ns | 1.8V ≤ VCC < 5.5V | 4 |
| Data input setup time | TDIS | 50 | | | ns | 4.5V ≤ VCC < 5.5V | 4 |
| Data input setup time | TDIS | 100 | | | ns | 2.5V ≤ VCC < 4.5V | 4 |
| Data input hold time | TDIH | 50 | | | ns | 4.5V ≤ VCC < 5.5V | 4 |
| Data input hold time | TDIH | 100 | | | ns | 2.5V ≤ VCC < 4.5V | 4 |
| Data output delay time | TPD | | | 100 | ns | 4.5V ≤ VCC < 5.5V, CL = 100 pF | 4 |
| Data output delay time | TPD | | | 250 | ns | 2.5V ≤ VCC < 4.5V, CL = 100 pF | 4 |
| Data output disable time | TCZ | | | 100 | ns | 4.5V ≤ VCC < 5.5V (Note 1) | 4 |
| Data output disable time | TCZ | | | 200 | ns | 1.8V ≤ VCC < 4.5V (Note 1) | 4 |
| Status valid time | TSV | | | 200 | ns | 4.5V ≤ VCC < 5.5V, CL = 100 pF | 4 |
| Status valid time | TSV | | | 300 | ns | 2.5V ≤ VCC < 4.5V, CL = 100 pF | 4 |
| Program cycle time | TWC | | | 5 | ms | Erase/Write mode (AA and LC versions) | 4 |
| Erase all cycle time | TEC | | | 6 | ms | ERAL mode, 4.5V VCC 5.5V | 4 |
| Write all cycle time | TWL | | | 15 | ms | WRAL mode, 4.5V VCC 5.5V | 4 |
| Endurance | | 1 | | | M cycles | 25°C, VCC = 5.0V (Note 2) | 4 |
| Absolute maximum VCC | VCC | | | 7 | V | | 3 |
| All inputs and outputs w.r.t. VSS | | -0.6 | | | V | Printed upper limit is VCC + 1.0V | 3 |
| Storage temperature | | -65 | | 150 | °C | | 3 |
| Ambient temperature with power applied | | -40 | | 125 | °C | | 3 |
| ESD protection on all pins | | | | 4 | kV | | 3 |
| Supply voltage VCC (93LC86B) | VCC | 2.5 | | 5.5 | V | Device selection table range for 93LC86B | 1 |
| Ambient temperature, Industrial (I) grade | TA | -40 | | 85 | °C | Industrial (I) grade | 1 |
## Materials and finish
As the datasheet states them (page.json `metadata.appearance`; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | | tin | MSOP, 6-lead SOT-23, 8-lead 2x3 DFN/TDFN and 8- lead TSSOP. All packages are Pb-free (Matte Tin) | 1 |
## CAD (KiCad official)
- Symbol: `93LC86BT-I`
- Footprint: `Package_SO:SOIC-8_3.9x4.9mm_P1.27mm`
- 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files: `93lc86bt-i-etched.step` / `93lc86bt-i-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `93lc86bt-i.step` / `93lc86bt-i.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Microchip Tech datasheet](docs/93lc86bt-i-datasheet.pdf) (38 pp, sha256 `80077b3c8a93e06c`, retrieved 2026-10-30, tier: manufacturer)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/93lc86bt-i-datasheet.pdf)