main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers 93lc66b-i: viewers · Ray 1d ago
93lc66b-i-etched.glb Publish 0.1.0 · Ray 1d ago
93lc66b-i-etched.step 93lc66b-i: factory component page (tier=lcsc) · Ray 1d ago
93lc66b-i-hero.glb 93lc66b-i: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
93lc66b-i-hero.overlay.json Publish 0.1.0 · Ray 1d ago
93lc66b-i.glb Publish 0.1.0 · Ray 1d ago
93lc66b-i.kicad_mod Publish 0.1.0 · Ray 1d ago
93lc66b-i.kicad_sym Publish 0.1.0 · Ray 1d ago
93lc66b-i.lbr Publish 0.1.0 · Ray 1d ago
93lc66b-i.step Publish 0.1.0 · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
README.md Publish 0.1.0 · Ray 1d ago

93LC66B-I

Microchip Tech · EEPROM · SOIC-8

93LC66B-I from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CS input Chip Select: a high level selects the device, and a low level deselects it and forces it into Standby mode.
2 CLK input Serial Clock: opcodes, address and data are clocked in on the positive edge of CLK, and data bits are also clocked out on the positive edge.
3 DI input Data In: clocks in the Start bit, opcode, address and data synchronously with CLK.
4 DO output Data Out: outputs read data synchronously with CLK (TPD after the positive edge of CLK) and shows Ready/Busy status during erase and write cycles; it is High-Z if CS is held low through the entire erase/write cycle.
5 VSS power_in Ground reference for the device.
6 ORG/NC unconnected On the 93LC66B (16-bit 'B' device) this pin is No Internal Connection; the ORG memory-organization function applies only to the 'C' devices.
7 NC unconnected No internal connection.
8 VCC power_in Power supply; the 93LC66B operates from 2.5 V to 5.5 V.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SOIC-8
Category Memory
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
High-level input voltage VIH1 2 V VCC 2.7V 3
Low-level input voltage VIL1 -0.3 0.8 V VCC 2.7V 3
Low-level input voltage VIL2 -0.3 V VCC < 2.7V 3
Low-level output voltage VOL1 0.4 V IOL = 2.1 mA, VCC = 4.5V 3
Low-level output voltage VOL2 0.2 V IOL = 100 µA, VCC = 2.5V 3
High-level output voltage VOH1 2.4 V IOH = -400 µA, VCC = 4.5V 3
Input leakage current ILI -1 1 µA VIN = VSS or VCC 3
Output leakage current ILO -1 1 µA VOUT = VSS or VCC 3
Pin capacitance (all inputs/outputs) CIN, COUT 7 pF VIN/VOUT = 0V (Note 1); TA = 25°C, FCLK = 1 MHz 3
Standby current (I-Temp) ICCS 1 µA I, Temp; CLK = CS = 0V; ORG = DI = VSS or VCC (Note 2) (Note 3) 3
Clock frequency FCLK 2 MHz 2.5V VCC < 5.5V 4
Clock high time TCKH 250 ns 2.5V VCC < 5.5V 4
Clock low time TCKL 200 ns 2.5V VCC < 5.5V 4
Chip Select setup time TCSS 50 ns 4.5V VCC < 5.5V 4
Chip Select setup time TCSS 100 ns 2.5V VCC < 4.5V 4
Chip Select hold time TCSH 0 ns 1.8V VCC < 5.5V 4
Chip Select low time TCSL 250 ns 1.8V VCC < 5.5V 4
Data input setup time TDIS 100 ns 2.5V VCC < 5.5V 4
Data input hold time TDIH 100 ns 2.5V VCC < 5.5V 4
Data output delay time TPD 200 ns 4.5V VCC < 5.5V, CL = 100 pF 4
Data output delay time TPD 250 ns 2.5V VCC < 4.5V, CL = 100 pF 4
Data output disable time TCZ 100 ns 4.5V VCC < 5.5V (Note 1) 4
Data output disable time TCZ 200 ns 1.8V VCC < 4.5V (Note 1) 4
Status valid time TSV 200 ns 4.5V VCC < 5.5V, CL = 100 pF 4
Status valid time TSV 300 ns 2.5V VCC < 4.5V, CL = 100 pF 4
Program cycle time TWC 6 ms Erase/Write mode (AA and LC versions) 4
ERAL cycle time TEC 6 ms ERAL mode, 4.5V VCC 5.5V 4
WRAL cycle time TWL 15 ms WRAL mode, 4.5V VCC 5.5V 4
Supply voltage (93LC66B device range) VCC 2.5 5.5 V 93LC66B, Device Selection Table (2.5-5.5 V) 1
Ambient temperature (Industrial) TA -40 85 °C Industrial (I) grade 1
VCC supply voltage VCC 7 V 3
All inputs and outputs w.r.t. VSS -0.6 V 3
Storage temperature -65 150 °C 3
Ambient temperature with power applied -40 125 °C 3
VCC voltage detect VPOR 1.5 V (Note 1); 93AA66A/B/C, 93LC66A/B/C 3

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts tin SOT-23, 8-lead 2x3 DFN/TDFN and 8-lead TSSOP. All packages are Pb-free (Matte Tin) finish. 1

CAD (KiCad official)

  • Symbol: 93LC66B-I
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: 93lc66b-i-etched.step / 93lc66b-i-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 93lc66b-i.step / 93lc66b-i.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (38 pp, sha256 8d1b0da9c040d3b3, retrieved 2026-10-20, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF