component
93LC66
Public Made by Adomby adom
Microchip Tech Pre-ordered Chips, PDIP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 5d ago |
| viewers | 5d ago |
| 93lc66-etched.glb | 5d ago |
| 93lc66-etched.step | 5d ago |
| 93lc66-hero.glb | 5d ago |
| 93lc66-hero.overlay.json | 5d ago |
| 93lc66.glb | 5d ago |
| 93lc66.kicad_mod | 5d ago |
| 93lc66.kicad_sym | 5d ago |
| 93lc66.lbr | 5d ago |
| 93lc66.step | 5d ago |
| package.json | 5d ago |
| page.json | 5d ago |
| README.md | 5d ago |
93LC66
Microchip Tech · Pre-ordered Chips · PDIP-8
93LC66 from Microchip Tech, in a PDIP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CS | input | Chip select: a high level selects the device and a low level deselects it and forces Standby mode, with CS low for at least 250 ns (TCSL) between consecutive instructions. |
| 2 | CLK | input | Serial clock synchronizes communication with the master; opcode, address and data bits are clocked in and out on its positive edge, and ORG must be tied to VCC or VSS for clock speeds above 1 MHz. |
| 3 | DI | input | Serial data input that clocks in the start bit, opcode, address and data synchronously with CLK, with data input setup and hold times of 100 ns minimum relative to CLK. |
| 4 | DO | tri_state | Serial data output that delivers read data TPD (400 ns maximum) after the positive CLK edge and otherwise remains High-Z, also showing Ready/Busy status during erase and write cycles, which requires a pull-up resistor if checked after the cycle. |
| 5 | VSS | power_in | Ground reference for the device; ORG tied to VSS selects the x8 memory organization. |
| 6 | ORG | input | Memory organization select: tied to VCC selects x16 organization and tied to VSS selects x8, and it may only be floated for clock speeds of 1 MHz or less in x16 mode. |
| 7 | NU | unconnected | Not utilized; the datasheet assigns this pin no function. |
| 8 | VCC | power_in | Power supply, listed in the pin table as +1.8V to 5.5V, while the DC and AC characteristics are specified for VCC = +2.5V to +5.5V and programming is inhibited below 1.4V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | PDIP-8 |
| Category | Interface ICs |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| High-level input voltage | VIH1 | 2 | V | VCC 2.7V | 2 | ||
| Low-level input voltage | VIL1 | -0.3 | 0.8 | V | VCC 2.7V | 2 | |
| Low-level input voltage | VIL2 | -0.3 | V | VCC 2.7V | 2 | ||
| Low-level output voltage | VOL1 | 0.4 | V | IOL = 2.1 mA, VCC = 4.5V | 2 | ||
| Low-level output voltage | VOL2 | 0.3 | V | IOL = 100 µA, VCC = 2.5V | 2 | ||
| High-level output voltage | VOH1 | 2.4 | V | IOL = 400 µA, VCC = 4.5V | 2 | ||
| Input leakage current | ILI | -10 | 10 | µA | VIN = 0.1V to VCC | 2 | |
| Output leakage current | ILO | -10 | 10 | µA | VOUT = 0.1V to VCC | 2 | |
| Pin capacitance (all inputs/outputs) | CIN, COUT | 7 | pF | VIN/VOUT = 0V (Note 1 & 2); TA = 25°C, FCLK = 1 MHz | 2 | ||
| ICC write operating current | ICC write | 3 | mA | FCLK = 2 MHz, VCC = 5.5V (Note 2) | 2 | ||
| Clock frequency | FCLK | 2 | MHz | VCC 4.5V | 3 | ||
| Clock frequency | FCLK | 1 | MHz | VCC 4.5V | 3 | ||
| Clock high time | TCKH | 250 | ns | 3 | |||
| Clock low time | TCKL | 250 | ns | 3 | |||
| Chip select setup time | TCSS | 50 | ns | Relative to CLK | 3 | ||
| Chip select hold time | TCSH | 0 | ns | Relative to CLK | 3 | ||
| Chip select low time | TCSL | 250 | ns | 3 | |||
| Data input setup time | TDIS | 100 | ns | Relative to CLK | 3 | ||
| Data input hold time | TDIH | 100 | ns | Relative to CLK | 3 | ||
| Data output delay time | TPD | 400 | ns | CL = 100 pF | 3 | ||
| Data output disable time | TCZ | 100 | ns | CL = 100 pf (Note 2) | 3 | ||
| Status valid time | TSV | 500 | ns | CL = 100 pF | 3 | ||
| Program cycle time | TWC | 4 | 10 | ms | Erase/Write mode | 3 | |
| ERAL cycle time | TEC | 8 | 15 | ms | ERAL mode (VCC=5V ±10%) | 3 | |
| WRAL cycle time | TWL | 16 | 30 | ms | WRAL mode (VCC=5V ±10%) | 3 | |
| All inputs and outputs w.r.t. VSS | -0.6 | V | All inputs and outputs w.r.t. VSS | 2 | |||
| Storage temperature | -65 | 150 | °C | 2 | |||
| Ambient temperature with power applied | -40 | 125 | °C | 2 | |||
| Supply voltage VCC | VCC | 2.5 | 5.5 | V | 2 | ||
| Industrial operating ambient temperature | TA | -40 | 85 | °C | Industrial (I) | 2 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | tin | packages. The rotated pin-out 93LC46X/56X/66X are offered in the “SN” package only. | 1 |
CAD (KiCad official)
- Symbol:
93LC66 - Footprint:
Package_DIP:DIP-8_W7.62mm - 3D model: PDIP-8 (KiCad packages3D, STEP)
- 3D model files:
93lc66-etched.step/93lc66-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);93lc66.step/93lc66.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (20 pp, sha256
19a5e01f1b70ac07, retrieved 2026-10-29, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).