component
93C56B-I
Public Made by Adomby adom
Microchip Tech EEPROM, PDIP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 6d ago |
| viewers | 6d ago |
| 93c56b-i-etched.glb | 6d ago |
| 93c56b-i-etched.step | 6d ago |
| 93c56b-i-hero.glb | 6d ago |
| 93c56b-i-hero.overlay.json | 6d ago |
| 93c56b-i.glb | 6d ago |
| 93c56b-i.kicad_mod | 6d ago |
| 93c56b-i.kicad_sym | 6d ago |
| 93c56b-i.lbr | 6d ago |
| 93c56b-i.step | 6d ago |
| package.json | 6d ago |
| page.json | 6d ago |
| README.md | 6d ago |
93C56B-I
Microchip Tech · EEPROM · PDIP-8
93C56B-I from Microchip Tech, in a PDIP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CS | input | Chip Select: a high level selects the device, a low level deselects it and forces Standby mode, and CS must be low for 250 ns minimum (TCSL) between consecutive instructions. |
| 2 | CLK | input | Serial Clock that synchronizes host communication, with opcodes, address and data bits clocked in (and data clocked out) on the positive edge of CLK. |
| 3 | DI | input | Data In, used to clock in the Start bit, opcode, address and data synchronously with the CLK input. |
| 4 | DO | tri_state | Data Out, outputs data in Read mode synchronously with CLK and provides Ready/Busy status during erase/write cycles; it is High-Z when CS is held low during the cycle. |
| 5 | VSS | power_in | Ground. |
| 6 | NC | unconnected | No internal connection on 93XX56A/B devices (this pin is ORG only on 93XX56C devices). |
| 7 | NC | unconnected | No internal connection. |
| 8 | VCC | power_in | Power Supply; the 93C56B VCC range is 4.5V-5.5V and VCC must be 4.5V for proper operation of WRAL. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | PDIP-8 |
| Category | Memory |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| High-level Input Voltage | VIH1 | 2 | V | VCC ≥ 2.7V (max printed as VCC +1) | 3 | ||
| Low-level Input Voltage | VIL1 | -0.3 | 0.8 | V | VCC ≥ 2.7V | 3 | |
| Low-level Output Voltage | VOL1 | 0.4 | V | IOL = 2.1 mA, VCC = 4.5V | 3 | ||
| High-level Output Voltage | VOH1 | 2.4 | V | IOH = -400 µA, VCC = 4.5V | 3 | ||
| Input Leakage Current | ILI | -1 | 1 | µA | VIN = VSS or VCC | 3 | |
| Output Leakage Current | ILO | -1 | 1 | µA | VOUT = VSS or VCC | 3 | |
| Pin Capacitance (all inputs/outputs) | CIN, COUT | 7 | pF | VIN/VOUT = 0V (Note 1), TA = +25°C, FCLK = 1 MHz | 3 | ||
| Write Current | ICC write | 2 | mA | FCLK = 3 MHz, Vcc = 5.5V | 3 | ||
| Read Current | ICC read | 1 | mA | FCLK = 3 MHz, VCC = 5.5V | 3 | ||
| Standby Current (I temp) | ICCS | 1 | µA | I, Temp, CLK = CS = 0V, ORG = DI = VSS or VCC (Note 2) (Note 3) | 3 | ||
| Clock frequency | FCLK | 2 | MHz | 2.5V ≤ VCC < 5.5V | 4 | ||
| Clock high time | TCKH | 250 | ns | 2.5V ≤ VCC < 5.5V | 4 | ||
| Clock low time | TCKL | 200 | ns | 2.5V ≤ VCC < 5.5V | 4 | ||
| Chip Select setup time | TCSS | 50 | ns | 4.5V ≤ VCC < 5.5V | 4 | ||
| Chip Select hold time | TCSH | 0 | ns | 1.8V ≤ VCC < 5.5V | 4 | ||
| Chip Select low time | TCSL | 250 | ns | 1.8V ≤ VCC < 5.5V | 4 | ||
| Data input setup time | TDIS | 100 | ns | 2.5V ≤ VCC < 5.5V | 4 | ||
| Data input hold time | TDIH | 100 | ns | 2.5V ≤ VCC < 5.5V | 4 | ||
| Data output delay time | TPD | 200 | ns | 4.5V ≤ VCC < 5.5V, CL = 100 pF | 4 | ||
| Data output disable time | TCZ | 100 | ns | 4.5V ≤ VCC < 5.5V, (Note 1) | 4 | ||
| Status valid time | TSV | 200 | ns | 4.5V ≤ VCC < 5.5V, CL = 100 pF | 4 | ||
| Program cycle time | TWC | 2 | ms | Erase/Write mode (93C versions) | 5 | ||
| Program cycle time (ERAL) | TEC | 6 | ms | ERAL mode, 4.5V ≤ VCC ≤ 5.5V | 5 | ||
| Program cycle time (WRAL) | TWL | 15 | ms | WRAL mode, 4.5V ≤ VCC ≤ 5.5V | 5 | ||
| Supply voltage | VCC | 7 | V | 3 | |||
| Voltage on all inputs and outputs w.r.t. VSS | -0.6 | V | -0.6V to VCC +1.0V (max given relative to VCC: +1.0V) | 3 | |||
| Storage temperature | -65 | 150 | °C | 3 | |||
| Ambient temperature with power applied | -40 | 125 | °C | 3 | |||
| ESD protection on all pins | 4 | kV | printed as 4 kV | 3 | |||
| Operating temperature (Industrial) | TA | -40 | 85 | °C | Industrial (I) | 3 | |
| Supply voltage range | VCC | 4.5 | 5.5 | V | 93C56B VCC range, Device Selection Table | 1 | |
| VCC Voltage Detect | VPOR | 3.8 | V | 93C56A/B/C (Note 1) | 4 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | tin | Part Number VCC Range ORG Pin Word Size Temperature Ranges Packages 93AA56A 1.8V-5.5V No 8-bit I MC, MS, P, SN, OT, MN, ST | 1 |
CAD (KiCad official)
- Symbol:
93C56B-I - Footprint:
Package_DIP:DIP-8_W7.62mm - 3D model: PDIP-8 (KiCad packages3D, STEP)
- 3D model files:
93c56b-i-etched.step/93c56b-i-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);93c56b-i.step/93c56b-i.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (42 pp, sha256
c5dbb77a34576a14, retrieved 2026-10-27, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).