component
93AA66C-I
Public Made by Adomby adom
Microchip Tech EEPROM, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
93AA66C-I
Microchip Tech · EEPROM · SOIC-8
93AA66C-I from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CS | input | A high level selects the device and a low level deselects it into Standby mode, and CS must be low for 250 ns minimum (TCSL) between consecutive instructions. |
| 2 | CLK | input | Serial clock on which opcodes, address and data bits are clocked in and data bits are clocked out at the positive edge, and CLK is a don't care while CS is low. |
| 3 | DI | input | Serial data input that clocks in the Start bit, opcode, address and data synchronously with CLK. |
| 4 | DO | output | Serial data output that delivers read data synchronously with CLK (TPD after the positive edge) and indicates Ready/Busy status during erase and write cycles, and is High-Z if CS is held low during the cycle. |
| 5 | VSS | power_in | Ground reference for the device. |
| 6 | ORG/NC | input | On the 93XX66C, ORG tied to VCC or logic high selects x16 organization and tied to VSS or logic low selects x8 organization, and it must be tied to a valid logic level; it is NC on 93XX66A/B devices. |
| 7 | NC | unconnected | No internal connection. |
| 8 | VCC | power_in | Power supply pin, rated 1.8-5.5 V for the 93AA66C. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOIC-8 |
| Category | Memory |
| Pins | 8 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | tin | SOT-23, 8-lead 2x3 DFN/TDFN and 8-lead TSSOP. All packages are Pb-free (Matte Tin) finish. | 1 |
CAD (KiCad official)
- Symbol:
93AA66C-I - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
93aa66c-i-etched.step/93aa66c-i-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);93aa66c-i.step/93aa66c-i.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (38 pp, sha256
8d1b0da9c040d3b3, retrieved 2026-10-26, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# 93AA66C-I
**Microchip Tech** · EEPROM · SOIC-8
93AA66C-I from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CS | input | A high level selects the device and a low level deselects it into Standby mode, and CS must be low for 250 ns minimum (TCSL) between consecutive instructions. |
| 2 | CLK | input | Serial clock on which opcodes, address and data bits are clocked in and data bits are clocked out at the positive edge, and CLK is a don't care while CS is low. |
| 3 | DI | input | Serial data input that clocks in the Start bit, opcode, address and data synchronously with CLK. |
| 4 | DO | output | Serial data output that delivers read data synchronously with CLK (TPD after the positive edge) and indicates Ready/Busy status during erase and write cycles, and is High-Z if CS is held low during the cycle. |
| 5 | VSS | power_in | Ground reference for the device. |
| 6 | ORG/NC | input | On the 93XX66C, ORG tied to VCC or logic high selects x16 organization and tied to VSS or logic low selects x8 organization, and it must be tied to a valid logic level; it is NC on 93XX66A/B devices. |
| 7 | NC | unconnected | No internal connection. |
| 8 | VCC | power_in | Power supply pin, rated 1.8-5.5 V for the 93AA66C. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOIC-8 |
| Category | Memory |
| Pins | 8 |
## Materials and finish
As the datasheet states them (page.json `metadata.appearance`; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | | tin | SOT-23, 8-lead 2x3 DFN/TDFN and 8-lead TSSOP. All packages are Pb-free (Matte Tin) finish. | 1 |
## CAD (KiCad official)
- Symbol: `93AA66C-I`
- Footprint: `Package_SO:SOIC-8_3.9x4.9mm_P1.27mm`
- 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files: `93aa66c-i-etched.step` / `93aa66c-i-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `93aa66c-i.step` / `93aa66c-i.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Microchip Tech datasheet](docs/93aa66c-i-datasheet.pdf) (38 pp, sha256 `8d1b0da9c040d3b3`, retrieved 2026-10-26, tier: manufacturer)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/93aa66c-i-datasheet.pdf)