component
8413S12BKILF
Public Made by Adomby adom
RENESAS Clock Generators / Frequency Synthesizers / PLL, QFN-72-EP(10x10). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348
{
"schema_version": 1,
"type": "component",
"slug": "8413s12bkilf",
"title": "8413S12BKILF",
"brief": "RENESAS Clock Generators / Frequency Synthesizers / PLL, QFN-72-EP(10x10). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"version": "0.1.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"clock and timing",
"8413s12bkilf",
"factory-2.0.0",
"extractor-text"
],
"component": {
"mpn": "8413S12BKILF",
"manufacturer": "RENESAS",
"package": "QFN-72-EP(10x10)",
"pin_count": 73,
"category": "Clock and Timing",
"subcategory": "Clock Generators / Frequency Synthesizers / PLL",
"datasheet": "https://datasheet.lcsc.com/datasheet/pdf/ff941717d2aa756ede750cc5d5724c74.pdf",
"parts": {
"symbol": "8413s12bkilf.kicad_sym",
"footprint": "8413s12bkilf.kicad_mod",
"model_3d": "8413s12bkilf-hero.glb",
"model_3d_plain": "8413s12bkilf-etched.glb",
"model_3d_step": "8413s12bkilf-etched.step",
"model_3d_step_plain": "8413s12bkilf.step",
"lbr": "8413s12bkilf.lbr"
},
"distributor_links": {
"lcsc": "C1519957",
"digikey": "6690-8413S12BKILF-ND",
"mouser": "972-8413S12BKILF"
},
"distributor_check": {
"checked_at": "2026-10-30T22:43:07Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "6690-8413S12BKILF-ND",
"status": "found",
"lifecycle": "Active"
},
"mouser": {
"pn": "972-8413S12BKILF",
"status": "found"
}
},
"pins": [
{
"number": "1",
"name": "GND",
"type": "power_in",
"description": "Power supply ground."
},
{
"number": "2",
"name": "FSEL_A0",
"type": "input",
"description": "Selects the QAx/nQAx output frequency (00 = 100 MHz, 01 = 125 MHz, 10 = 156.25 MHz, 11 = 312.5 MHz); pulldown, LVCMOS/LVTTL levels."
},
{
"number": "3",
"name": "FSEL_A1",
"type": "input",
"description": "Selects the QAx/nQAx output frequency together with FSEL_A0; pulldown, LVCMOS/LVTTL levels."
},
{
"number": "4",
"name": "FSEL_B0",
"type": "input",
"description": "Selects the QBx/nQBx output frequency together with FSEL_B1; pulldown, LVCMOS/LVTTL levels."
},
{
"number": "5",
"name": "FSEL_B1",
"type": "input",
"description": "Selects the QBx/nQBx output frequency together with FSEL_B0; pulldown, LVCMOS/LVTTL levels."
},
{
"number": "6",
"name": "FSEL_C0",
"type": "input",
"description": "Selects the QCx/nQCx output frequency together with FSEL_C1; pulldown, LVCMOS/LVTTL levels."
},
{
"number": "7",
"name": "FSEL_C1",
"type": "input",
"description": "Selects the QCx/nQCx output frequency together with FSEL_C0; pulldown, LVCMOS/LVTTL levels."
},
{
"number": "8",
"name": "FSEL_D0",
"type": "input",
"description": "Selects the QDx/nQDx output frequency together with FSEL_D1; pulldown, LVCMOS/LVTTL levels."
},
{
"number": "9",
"name": "FSEL_D1",
"type": "input",
"description": "Selects the QDx/nQDx output frequency together with FSEL_D0; pulldown, LVCMOS/LVTTL levels."
},
{
"number": "10",
"name": "FSEL_E0",
"type": "input",
"description": "Selects the QEx/nQEx output frequency together with FSEL_E1; pulldown, LVCMOS/LVTTL levels."
},
{
"number": "11",
"name": "VDDA",
"type": "power_in",
"description": "Analog supply pin for the internal PLL."
},
{
"number": "12",
"name": "FSEL_E1",
"type": "input",
"description": "Selects the QEx/nQEx output frequency together with FSEL_E0; pulldown, LVCMOS/LVTTL levels."
},
{
"number": "13",
"name": "nc",
"type": "unconnected",
"description": "No connect."
},
{
"number": "14",
"name": "XTAL_IN",
"type": "input",
"description": "Input of the parallel resonant crystal interface (25 MHz crystal or external 25 MHz source)."
},
{
"number": "15",
"name": "XTAL_OUT",
"type": "output",
"description": "Output of the parallel resonant crystal interface."
},
{
"number": "16",
"name": "nc",
"type": "unconnected",
"description": "No connect."
},
{
"number": "17",
"name": "REF_SEL",
"type": "input",
"description": "Input source control: LOW selects CLK/nCLK, HIGH (default, pullup) selects XTAL_IN/XTAL_OUT; LVCMOS/LVTTL levels."
},
{
"number": "18",
"name": "GND",
"type": "power_in",
"description": "Power supply ground."
},
{
"number": "19",
"name": "nc",
"type": "unconnected",
"description": "No connect."
},
{
"number": "20",
"name": "VDD",
"type": "power_in",
"description": "Core supply pin."
},
{
"number": "21",
"name": "PLL_SEL",
"type": "input",
"description": "PLL bypass control: LOW selects PLL bypass, HIGH (default, pullup) selects PLL mode; LVCMOS/LVTTL levels."
},
{
"number": "22",
"name": "CLK",
"type": "input",
"description": "Non-inverting differential clock input (LVPECL, LVDS, LVHSTL, HCSL levels accepted); pulldown."
},
{
"number": "23",
"name": "nCLK",
"type": "input",
"description": "Inverting differential clock input with internal resistor bias to VDD/2, allowing single-ended LVCMOS/LVTTL drive of CLK."
},
{
"number": "24",
"name": "OE_A",
"type": "input",
"description": "Active HIGH output enable for Bank A outputs (pullup); LOW puts QA outputs in high impedance."
},
{
"number": "25",
"name": "VDDO_A",
"type": "power_in",
"description": "Bank A (HCSL) output supply pin, 3.3 V."
},
{
"number": "26",
"name": "QA0",
"type": "output",
"description": "Differential output pair (true), HCSL interface levels."
},
{
"number": "27",
"name": "nQA0",
"type": "output",
"description": "Differential output pair (complement), HCSL interface levels."
},
{
"number": "28",
"name": "QA1",
"type": "output",
"description": "Differential output pair (true), HCSL interface levels."
},
{
"number": "29",
"name": "nQA1",
"type": "output",
"description": "Differential output pair (complement), HCSL interface levels."
},
{
"number": "30",
"name": "OE_B",
"type": "input",
"description": "Active HIGH output enable for Bank B outputs (pullup); LOW puts QB outputs in high impedance."
},
{
"number": "31",
"name": "QB0",
"type": "output",
"description": "Differential output pair (true), HCSL interface levels."
},
{
"number": "32",
"name": "nQB0",
"type": "output",
"description": "Differential output pair (complement), HCSL interface levels."
},
{
"number": "33",
"name": "QB1",
"type": "output",
"description": "Differential output pair (true), HCSL interface levels."
},
{
"number": "34",
"name": "nQB1",
"type": "output",
"description": "Differential output pair (complement), HCSL interface levels."
},
{
"number": "35",
"name": "VDDO_B",
"type": "power_in",
"description": "Bank B (HCSL) output supply pin, 3.3 V."
},
{
"number": "36",
"name": "nc",
"type": "unconnected",
"description": "No connect."
},
{
"number": "37",
"name": "nc",
"type": "unconnected",
"description": "No connect."
},
{
"number": "38",
"name": "GND",
"type": "power_in",
"description": "Power supply ground."
},
{
"number": "39",
"name": "VDD",
"type": "power_in",
"description": "Core supply pin."
},
{
"number": "40",
"name": "OE_C",
"type": "input",
"description": "Active HIGH output enable for Bank C outputs (pullup); LOW puts QC outputs in high impedance."
},
{
"number": "41",
"name": "QC0",
"type": "output",
"description": "Differential output pair (true), HCSL interface levels."
},
{
"number": "42",
"name": "nQC0",
"type": "output",
"description": "Differential output pair (complement), HCSL interface levels."
},
{
"number": "43",
"name": "QC1",
"type": "output",
"description": "Differential output pair (true), HCSL interface levels."
},
{
"number": "44",
"name": "nQC1",
"type": "output",
"description": "Differential output pair (complement), HCSL interface levels."
},
{
"number": "45",
"name": "VDDO_C",
"type": "power_in",
"description": "Bank C (HCSL) output supply pin, 3.3 V."
},
{
"number": "46",
"name": "VDDO_D",
"type": "power_in",
"description": "Bank D (HCSL) output and HCSL reference circuit supply pin; must be connected to 3.3 V to use any HCSL output."
},
{
"number": "47",
"name": "QD0",
"type": "output",
"description": "Differential output pair (true), HCSL interface levels."
},
{
"number": "48",
"name": "nQD0",
"type": "output",
"description": "Differential output pair (complement), HCSL interface levels."
},
{
"number": "49",
"name": "QD1",
"type": "output",
"description": "Differential output pair (true), HCSL interface levels."
},
{
"number": "50",
"name": "nQD1",
"type": "output",
"description": "Differential output pair (complement), HCSL interface levels."
},
{
"number": "51",
"name": "OE_D",
"type": "input",
"description": "Active HIGH output enable for Bank D outputs (pullup); LOW puts QD outputs in high impedance."
},
{
"number": "52",
"name": "IREF",
"type": "input",
"description": "External fixed precision resistor (475) from this pin to ground sets the reference current for the differential current-mode Q[Ax:Ex] outputs."
},
{
"number": "53",
"name": "VDD",
"type": "power_in",
"description": "Core supply pin."
},
{
"number": "54",
"name": "nc",
"type": "unconnected",
"description": "No connect."
},
{
"number": "55",
"name": "nc",
"type": "unconnected",
"description": "No connect."
},
{
"number": "56",
"name": "VDDO_E",
"type": "power_in",
"description": "Bank E (HCSL) output supply pin, 3.3 V."
},
{
"number": "57",
"name": "QE0",
"type": "output",
"description": "Differential output pair (true), HCSL interface levels."
},
{
"number": "58",
"name": "nQE0",
"type": "output",
"description": "Differential output pair (complement), HCSL interface levels."
},
{
"number": "59",
"name": "QE1",
"type": "output",
"description": "Differential output pair (true), HCSL interface levels."
},
{
"number": "60",
"name": "nQE1",
"type": "output",
"description": "Differential output pair (complement), HCSL interface levels."
},
{
"number": "61",
"name": "OE_E",
"type": "input",
"description": "Active HIGH output enable for Bank E outputs (pullup); LOW puts QE outputs in high impedance."
},
{
"number": "62",
"name": "nMR",
"type": "input",
"description": "Active LOW master reset: when LOW all Qx go low and nQx go high, when HIGH all outputs are enabled (pullup, LVCMOS/LVTTL levels)."
},
{
"number": "63",
"name": "VDDO_F",
"type": "power_in",
"description": "QF output supply pin (LVCMOS/LVTTL), 3.3 V."
},
{
"number": "64",
"name": "QF",
"type": "output",
"description": "Single-ended output, 3.3 V LVCMOS/LVTTL interface levels."
},
{
"number": "65",
"name": "VDDO_G",
"type": "power_in",
"description": "QG output supply pin (LVCMOS/LVTTL), 3.3 V or 2.5 V."
},
{
"number": "66",
"name": "QG",
"type": "output",
"description": "Single-ended output, 3.3 V or 2.5 V LVCMOS/LVTTL interface levels."
},
{
"number": "67",
"name": "OE_G",
"type": "input",
"description": "Active HIGH output enable for the QG output (pullup); LOW puts QG in high impedance."
},
{
"number": "68",
"name": "OE_REF",
"type": "input",
"description": "Active HIGH output enable for QREF[0:1] outputs (pullup); LOW puts QREF outputs in high impedance."
},
{
"number": "69",
"name": "QREF0",
"type": "output",
"description": "Single-ended REF output, 3.3 V or 2.5 V LVCMOS/LVTTL interface levels."
},
{
"number": "70",
"name": "QREF1",
"type": "output",
"description": "Single-ended REF output, 3.3 V or 2.5 V LVCMOS/LVTTL interface levels."
},
{
"number": "71",
"name": "VDDO_QREF",
"type": "power_in",
"description": "QREF[0:1] output supply pin (LVCMOS/LVTTL), 3.3 V or 2.5 V."
},
{
"number": "72",
"name": "nc",
"type": "unconnected",
"description": "No connect."
},
{
"number": "73",
"name": "EP",
"type": "passive",
"description": "Exposed pad (from the footprint; not named in the datasheet pin table)."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: The 10x10 mm body size in the package hint is not stated in the supplied text. The package outline (; The exposed pad (EPAD / heat slug, ground) is described in the text but has no pin number given, so ; Table 1 lists XTAL_IN and XTAL_OUT together as 'Input', but the text says XTAL_OUT is the output. XT",
"exposed pad 73 added from the footprint"
],
"pages_sent": 12,
"cost_usd": 0.1124,
"at": "2026-10-30T22:42:26"
},
"datasheet": {
"url": "https://datasheet.lcsc.com/datasheet/pdf/ff941717d2aa756ede750cc5d5724c74.pdf",
"pages": 34,
"sha256": "f5f33d24430b1859",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 73,
"described": 73,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "8413s12bkilf.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
10.02,
10.02,
0.9
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "3c075db71112d42a4cb0ec2b0778a3ebc00cd430ebc70435737dec5034ba9a14",
"checked": "2026-10-30",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "8413s12bkilf-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
10.02,
10.02,
0.9
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "18987da4cf3037d451e653753b0ce073882b7aa7105378a7e98ebfcf663e5597",
"checked": "2026-10-30",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
],
"package_dims": {
"package_code": "72 Lead VFQFN (K suffix)",
"source_page": 29,
"D": {
"nom_mm": 9.75,
"range_mm": [
null,
null
]
},
"E1": {
"nom_mm": 9.75,
"range_mm": [
null,
null
]
},
"e": {
"nom_mm": 0.5,
"range_mm": [
null,
null
]
},
"A": {
"nom_mm": 0.9,
"range_mm": [
0.8,
1
]
},
"source": "datasheet package drawing, every number found on its page (extract_pins --task dims)",
"model_check": {
"file": "8413s12bkilf.step",
"verdict": "PASS",
"reasons": [
"height within the datasheet's package drawing"
],
"by": "factory/package_fit.py"
}
}
},
"metadata": {
"specs": {
"Manufacturer": "RENESAS",
"Package": "QFN-72-EP(10x10)",
"Category": "Clock and Timing",
"Pins": "73"
},
"characteristics": {
"version": 1,
"source": "datasheet",
"datasheet_sha256": "f5f33d24430b18590f6f861fcab548d5405c6724ea84e864928d5c13c8ecbb58",
"rows": [
{
"name": "Core Supply Voltage",
"symbol": "VDD",
"kind": "electrical",
"unit": "V",
"min": 3.135,
"typ": 3.3,
"max": 3.465,
"conditions": "VDD = 3.3V ± 5%, VDDO_[A:E] = VDDO_[F:G] = VDDO_QREF = 3.3V ± 5%, TA = -40°C to 85°C",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Output Supply Voltage",
"symbol": "VDDO_X",
"kind": "electrical",
"unit": "V",
"min": 3.135,
"typ": 3.3,
"max": 3.465,
"conditions": "VDD = 3.3V ± 5%, VDDO_[A:E] = VDDO_[F:G] = VDDO_QREF = 3.3V ± 5%, TA = -40°C to 85°C",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Power Supply Current",
"symbol": "IDD",
"kind": "electrical",
"unit": "mA",
"min": null,
"typ": 86,
"max": 103,
"conditions": "VDD = 3.3V ± 5%, VDDO_[A:E] = VDDO_[F:G] = VDDO_QREF = 3.3V ± 5%, TA = -40°C to 85°C",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Analog Supply Current",
"symbol": "IDDA",
"kind": "electrical",
"unit": "mA",
"min": null,
"typ": 13,
"max": 16,
"conditions": "VDD = 3.3V ± 5%, VDDO_[A:E] = VDDO_[F:G] = VDDO_QREF = 3.3V ± 5%, TA = -40°C to 85°C",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Output Supply Current",
"symbol": "IDDO_X",
"kind": "electrical",
"unit": "mA",
"min": null,
"typ": 76,
"max": 91,
"conditions": "No Load, CLK selected; VDD = 3.3V ± 5%, VDDO_[A:E] = VDDO_[F:G] = VDDO_QREF = 3.3V ± 5%, TA = -40°C to 85°C",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Output Supply Voltage",
"symbol": "VDDO_X",
"kind": "electrical",
"unit": "V",
"min": 2.375,
"typ": 2.5,
"max": 2.625,
"conditions": "VDD = 3.3V ± 5%, VDDO_G = VDDO_QREF = 2.5V ± 5%, TA = -40°C to 85°C",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Power Supply Current",
"symbol": "IDD",
"kind": "electrical",
"unit": "mA",
"min": null,
"typ": 79,
"max": 95,
"conditions": "VDD = 3.3V ± 5%, VDDO_G = VDDO_QREF = 2.5V ± 5%, TA = -40°C to 85°C",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Output Supply Current",
"symbol": "IDDO_X",
"kind": "electrical",
"unit": "mA",
"min": null,
"typ": 50,
"max": 60,
"conditions": "No Load, CLK selected; VDD = 3.3V ± 5%, VDDO_G = VDDO_QREF = 2.5V ± 5%, TA = -40°C to 85°C",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Input High Voltage",
"symbol": "VIH",
"kind": "electrical",
"unit": "V",
"min": 2.2,
"typ": null,
"max": null,
"conditions": "VDD = VDDO_F = 3.3V ± 5%; or VDD = 3.3V ± 5%, VDDO_G = VDDO_QREF = 3.3V ± 5% or 2.5V ± 5%, TA = -40°C to 85°C (max printed as VDD + 0.3)",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Input Low Voltage",
"symbol": "VIL",
"kind": "electrical",
"unit": "V",
"min": -0.3,
"typ": null,
"max": 0.8,
"conditions": "VDD = VDDO_F = 3.3V ± 5%; or VDD = 3.3V ± 5%, VDDO_G = VDDO_QREF = 3.3V ± 5% or 2.5V ± 5%, TA = -40°C to 85°C",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Input High Current (FSEL pins)",
"symbol": "IIH",
"kind": "electrical",
"unit": "µA",
"min": null,
"typ": null,
"max": 150,
"conditions": "FSEL_A[0:1], FSEL_B[0:1], FSEL_C[0:1], FSEL_D[0:1], FSEL_E[0:1]; VDD = VIN = 3.465V",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Input High Current (nMR, REF_SEL, PLL_SEL, OE pins)",
"symbol": "IIH",
"kind": "electrical",
"unit": "uA",
"min": null,
"typ": null,
"max": 10,
"conditions": "nMR, REF_SEL, PLL_SEL, OE_REF, OE_A, OE_B, OE_C, OE_D, OE_E, OE_G; VDD = VIN = 3.465V",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Input Low Current (FSEL pins)",
"symbol": "IIL",
"kind": "electrical",
"unit": "µA",
"min": -10,
"typ": null,
"max": null,
"conditions": "FSEL_A[0:1], FSEL_B[0:1], FSEL_C[0:1], FSEL_D[0:1], FSEL_E[0:1]; VDD = 3.465V, VIN = 0V",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Input Low Current (nMR, REF_SEL, PLL_SEL, OE pins)",
"symbol": "IIL",
"kind": "electrical",
"unit": "uA",
"min": -150,
"typ": null,
"max": null,
"conditions": "nMR, REF_SEL, PLL_SEL, OE_REF, OE_A, OE_B, OE_C, OE_D, OE_E, OE_G; VDD = 3.465V, VIN = 0V",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Output High Voltage",
"symbol": "VOH",
"kind": "electrical",
"unit": "V",
"min": 2.6,
"typ": null,
"max": null,
"conditions": "VDDO_F = VDDO_G, VDDO_QREF = 3.465V, IOH = -12mA",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Output High Voltage",
"symbol": "VOH",
"kind": "electrical",
"unit": "V",
"min": 1.8,
"typ": null,
"max": null,
"conditions": "VDDO_G, VDDO_QREF = 2.625V, IOH = -12mA",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Output Low Voltage",
"symbol": "VOL",
"kind": "electrical",
"unit": "V",
"min": null,
"typ": null,
"max": 0.6,
"conditions": "VDDO_F = VDDO_G, VDDO_QREF = 3.465V or VDDO_G, VDDO_QREF = 2.625V, IOH = 12mA",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Input High Current (CLK, nCLK)",
"symbol": "IIH",
"kind": "electrical",
"unit": "µA",
"min": null,
"typ": null,
"max": 150,
"conditions": "CLK, nCLK; VDD = VIN = 3.465V",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Input Low Current (CLK)",
"symbol": "IIL",
"kind": "electrical",
"unit": "µA",
"min": -10,
"typ": null,
"max": null,
"conditions": "CLK; VDD = 3.465V, VIN = 0V",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Input Low Current (nCLK)",
"symbol": "IIL",
"kind": "electrical",
"unit": "µA",
"min": -150,
"typ": null,
"max": null,
"conditions": "nCLK; VDD = 3.465V, VIN = 0V",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Peak-to-Peak Input Voltage",
"symbol": "VPP",
"kind": "electrical",
"unit": "V",
"min": 0.15,
"typ": null,
"max": 1.3,
"conditions": "NOTE 1",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Common Mode Input Voltage",
"symbol": "VCMR",
"kind": "electrical",
"unit": "V",
"min": 0.5,
"typ": null,
"max": null,
"conditions": "NOTE 1, 2 (max printed as VDD – 0.85)",
"source_page": 7,
"source": "datasheet"
},
{
"name": "Ring-Back Voltage Margin",
"symbol": "VRB",
"kind": "timing",
"unit": "mV",
"min": -100,
"typ": null,
"max": 100,
"conditions": "Q[A:E], nQ[A:E]; NOTE 1, 2",
"source_page": 12,
"source": "datasheet"
},
{
"name": "Time before VRB is allowed",
"symbol": "tSTABLE",
"kind": "timing",
"unit": "ps",
"min": null,
"typ": null,
"max": 500,
"conditions": "Q[A:E], nQ[A:E]; NOTE 1, 2",
"source_page": 12,
"source": "datasheet"
},
{
"name": "Absolute Max Output Voltage",
"symbol": "VMAX",
"kind": "timing",
"unit": "mV",
"min": null,
"typ": null,
"max": 1150,
"conditions": "Q[A:E], nQ[A:E]; NOTE 3, 4",
"source_page": 12,
"source": "datasheet"
},
{
"name": "Absolute Min Output Voltage",
"symbol": "VMIN",
"kind": "timing",
"unit": "mV",
"min": -300,
"typ": null,
"max": null,
"conditions": "Q[A:E], nQ[A:E]; NOTE 3, 5",
"source_page": 12,
"source": "datasheet"
},
{
"name": "Absolute Crossing Voltage",
"symbol": "VCROSS",
"kind": "timing",
"unit": "mV",
"min": 250,
"typ": null,
"max": 550,
"conditions": "Q[A:E], nQ[A:E]; NOTE 3, 6, 7",
"source_page": 12,
"source": "datasheet"
},
{
"name": "Total Variation of VCROSS over All Edges",
"symbol": "VCROSS",
"kind": "timing",
"unit": "mV",
"min": null,
"typ": null,
"max": 140,
"conditions": "Q[A:E], nQ[A:E]; NOTE 3, 6, 8",
"source_page": 12,
"source": "datasheet"
},
{
"name": "Rising Edge Rate",
"symbol": "tSLEW+",
"kind": "timing",
"unit": "V/ns",
"min": 0.6,
"typ": null,
"max": 5.5,
"conditions": "Q[A:E], nQ[A:E]; NOTE 1, 9",
"source_page": 12,
"source": "datasheet"
},
{
"name": "Falling Edge Rate",
"symbol": "tSLEW-",
"kind": "timing",
"unit": "V/ns",
"min": 0.6,
"typ": null,
"max": 5.5,
"conditions": "Q[A:E], nQ[A:E]; NOTE 1, 9",
"source_page": 12,
"source": "datasheet"
},
{
"name": "Output Duty Cycle",
"symbol": "odc",
"kind": "timing",
"unit": "%",
"min": 48,
"typ": null,
"max": 52,
"conditions": "Q[A:E], nQ[A:E]",
"source_page": 12,
"source": "datasheet"
},
{
"name": "RMS Phase Jitter (Random)",
"symbol": "tjit(Ø)",
"kind": "timing",
"unit": "ps",
"min": null,
"typ": 0.6,
"max": 0.96,
"conditions": "QREF[0:1] 25MHz, Integration Range (10kHz to 5MHz)",
"source_page": 12,
"source": "datasheet"
},
{
"name": "Output Rise/Fall Time QF",
"symbol": "tR /tF",
"kind": "timing",
"unit": "ps",
"min": 400,
"typ": null,
"max": 1400,
"conditions": "QF 20% to 80%",
"source_page": 12,
"source": "datasheet"
},
{
"name": "Output Rise/Fall Time QG",
"symbol": "tR /tF",
"kind": "timing",
"unit": "ps",
"min": 400,
"typ": null,
"max": 1400,
"conditions": "QG 20% to 80%",
"source_page": 12,
"source": "datasheet"
},
{
"name": "Output Rise/Fall Time QREF",
"symbol": "tR /tF",
"kind": "timing",
"unit": "ps",
"min": 300,
"typ": null,
"max": 1400,
"conditions": "QREF[0:1] 20% to 80%",
"source_page": 12,
"source": "datasheet"
},
{
"name": "Output Duty Cycle QF",
"symbol": "odc",
"kind": "timing",
"unit": "%",
"min": 48,
"typ": 50,
"max": 52,
"conditions": "QF measured at VDDO_F/2",
"source_page": 12,
"source": "datasheet"
},
{
"name": "Output Duty Cycle QG",
"symbol": "odc",
"kind": "timing",
"unit": "%",
"min": 45,
"typ": 50,
"max": 55,
"conditions": "QG measured at VDDO_G/2",
"source_page": 12,
"source": "datasheet"
},
{
"name": "Output Duty Cycle QREF",
"symbol": "odc",
"kind": "timing",
"unit": "%",
"min": 45,
"typ": 50,
"max": 55,
"conditions": "QREF[0:1] measured at VDDO_QREF/2",
"source_page": 12,
"source": "datasheet"
},
{
"name": "PCIe Phase Jitter Peak-to-Peak (Gen 1)",
"symbol": "tj",
"kind": "timing",
"unit": "ps",
"min": 14.27,
"typ": 24.35,
"max": 86,
"conditions": "f = 100MHz, 25MHz Crystal Input; Evaluation Band: 0Hz - Nyquist",
"source_page": 8,
"source": "datasheet"
},
{
"name": "PCIe Phase Jitter RMS High Band (Gen 2)",
"symbol": "tREFCLK_HF_RMS",
"kind": "timing",
"unit": "ps",
"min": 1.47,
"typ": 3.04,
"max": 3.1,
"conditions": "f = 100MHz, 25MHz Crystal Input; High Band: 1.5MHz - Nyquist",
"source_page": 8,
"source": "datasheet"
},
{
"name": "PCIe Phase Jitter RMS Low Band (Gen 2)",
"symbol": "tREFCLK_LF_RMS",
"kind": "timing",
"unit": "ps",
"min": 0.17,
"typ": 0.67,
"max": 3,
"conditions": "f = 100MHz, 25MHz Crystal Input; Low Band: 10kHz - 1.5MHz",
"source_page": 8,
"source": "datasheet"
},
{
"name": "PCIe Phase Jitter RMS (Gen 3)",
"symbol": "tREFCLK_RMS",
"kind": "timing",
"unit": "ps",
"min": 0.37,
"typ": 0.79,
"max": 0.8,
"conditions": "f = 100MHz, 25MHz Crystal Input; Evaluation Band: 0Hz - Nyquist",
"source_page": 8,
"source": "datasheet"
},
{
"name": "Total Phase Jitter RMS (sRIO)",
"symbol": "JCLK_REF",
"kind": "timing",
"unit": "ps",
"min": 0.64,
"typ": 1.55,
"max": 3,
"conditions": "f = 125MHz, 25MHz Crystal Input, HCSL Output Clocks",
"source_page": 8,
"source": "datasheet"
},
{
"name": "RMS Phase Jitter (Random) QA",
"symbol": "tjit(Ø)",
"kind": "timing",
"unit": "ps",
"min": null,
"typ": 0.77,
"max": 0.96,
"conditions": "QA = QD = 100MHz, QB = QG = 125MHz, QC = QE = 156.25MHz, QF = 50MHz, QREF0 = QREF1 = Disabled; 12kHz to 20MHz",
"source_page": 10,
"source": "datasheet"
},
{
"name": "RMS Phase Jitter (Random) QB",
"symbol": "tjit(Ø)",
"kind": "timing",
"unit": "ps",
"min": null,
"typ": 0.75,
"max": 0.94,
"conditions": "QA = QD = 100MHz, QB = QG = 125MHz, QC = QE = 156.25MHz, QF = 50MHz, QREF0 = QREF1 = Disabled; 12kHz to 20MHz",
"source_page": 10,
"source": "datasheet"
},
{
"name": "RMS Phase Jitter (Random) QC",
"symbol": "tjit(Ø)",
"kind": "timing",
"unit": "ps",
"min": null,
"typ": 0.75,
"max": 1,
"conditions": "QA = QD = 100MHz, QB = QG = 125MHz, QC = QE = 156.25MHz, QF = 50MHz, QREF0 = QREF1 = Disabled; 12kHz to 20MHz",
"source_page": 10,
"source": "datasheet"
},
{
"name": "RMS Phase Jitter (Random) QD",
"symbol": "tjit(Ø)",
"kind": "timing",
"unit": "ps",
"min": null,
"typ": 0.78,
"max": 0.96,
"conditions": "QA = QD = 100MHz, QB = QG = 125MHz, QC = QE = 156.25MHz, QF = 50MHz, QREF0 = QREF1 = Disabled; 12kHz to 20MHz",
"source_page": 10,
"source": "datasheet"
},
{
"name": "RMS Phase Jitter (Random) QE",
"symbol": "tjit(Ø)",
"kind": "timing",
"unit": "ps",
"min": null,
"typ": 0.76,
"max": 0.95,
"conditions": "QA = QD = 100MHz, QB = QG = 125MHz, QC = QE = 156.25MHz, QF = 50MHz, QREF0 = QREF1 = Disabled; 12kHz to 20MHz",
"source_page": 10,
"source": "datasheet"
},
{
"name": "RMS Phase Jitter (Random) QF",
"symbol": "tjit(Ø)",
"kind": "timing",
"unit": "ps",
"min": null,
"typ": 0.94,
"max": 1.09,
"conditions": "QA = QD = 100MHz, QB = QG = 125MHz, QC = QE = 156.25MHz, QF = 50MHz, QREF0 = QREF1 = Disabled; 12kHz to 20MHz",
"source_page": 10,
"source": "datasheet"
},
{
"name": "RMS Phase Jitter (Random) QG",
"symbol": "tjit(Ø)",
"kind": "timing",
"unit": "ps",
"min": null,
"typ": 0.88,
"max": 1.13,
"conditions": "QA = QD = 100MHz, QB = QG = 125MHz, QC = QE = 156.25MHz, QF = 50MHz, QREF0 = QREF1 = Disabled; 12kHz to 20MHz",
"source_page": 10,
"source": "datasheet"
},
{
"name": "Absolute Supply Voltage",
"symbol": "VDD",
"kind": "absolute_maximum",
"unit": "V",
"min": null,
"typ": null,
"max": 4.6,
"conditions": "Rating",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Input Voltage XTAL_IN",
"symbol": "VI",
"kind": "absolute_maximum",
"unit": "V",
"min": 0,
"typ": null,
"max": null,
"conditions": "XTAL_IN; 0V to VDD (max printed as VDD)",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Input Voltage Other Inputs",
"symbol": "VI",
"kind": "absolute_maximum",
"unit": "V",
"min": -0.5,
"typ": null,
"max": null,
"conditions": "Other Inputs; -0.5V to VDD + 0.5V (max printed as VDD + 0.5)",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Output Voltage",
"symbol": "VO",
"kind": "absolute_maximum",
"unit": "V",
"min": -0.5,
"typ": null,
"max": null,
"conditions": "Outputs; -0.5V to VDD + 0.5V (max printed as VDD + 0.5)",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Storage Temperature",
"symbol": "TSTG",
"kind": "absolute_maximum",
"unit": "C",
"min": -65,
"typ": null,
"max": 150,
"conditions": "Storage",
"source_page": 6,
"source": "datasheet"
},
{
"name": "Ambient Operating Temperature",
"symbol": "",
"kind": "recommended_operating",
"unit": "°C",
"min": -40,
"typ": null,
"max": 85,
"conditions": "-40°C to 85°C ambient operating temperature (Features)",
"source_page": 1,
"source": "datasheet"
},
{
"name": "Package Thermal Impedance",
"symbol": "JA",
"kind": "thermal",
"unit": "°C/W",
"min": null,
"typ": null,
"max": 25.4,
"conditions": "0 mps (as printed)",
"source_page": 6,
"source": "datasheet"
}
]
}
},
"variants": [],
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"8413s12bkilf"
],
"discovery_pitch": "8413S12BKILF (RENESAS) component page: datasheet pinout, KiCad symbol, footprint and 3D.",
"author": {
"name": "Ray",
"email": "[email protected]"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"8413s12bkilf.kicad_sym",
"8413s12bkilf.kicad_mod",
"8413s12bkilf.glb",
"8413s12bkilf.step",
"8413s12bkilf.lbr",
"docs/hero.png",
"docs/8413s12bkilf-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"8413s12bkilf-hero.glb",
"8413s12bkilf-hero.overlay.json",
"8413s12bkilf-etched.glb"
],
"visibility": {
"public": true
}
}