Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

821024PPG

RENESAS · Audio Interface ICs · TQFP-44(10x10)

821024PPG from RENESAS, in a TQFP-44(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IIN2 input Analog input of channel 2, whose transmit gain is set by external resistors RREF and RTX2.
2 VOUT2 output Analog output of channel 2 from the receive amplifier, which can drive resistive loads higher than 2 kOhm.
3 NC unconnected No connect.
4 NC unconnected No connect.
5 VCCA power_in Analog +5.0 V supply.
6 IREF input Reference input to the clock and reference circuits, used with resistor RREF to set the transmit gain.
7 AGND power_in Analog ground.
8 NC unconnected No connect.
9 NC unconnected No connect.
10 VOUT3 output Analog output of channel 3 from the receive amplifier, which can drive resistive loads higher than 2 kOhm.
11 IIN3 input Analog input of channel 3, whose transmit gain is set by external resistors RREF and RTX3.
12 IIN4 input Analog input of channel 4, whose transmit gain is set by external resistors RREF and RTX4.
13 VOUT4 output Analog output of channel 4 from the receive amplifier, which can drive resistive loads higher than 2 kOhm.
14 NC unconnected No connect.
15 NC unconnected No connect.
16 A/μ input Companding law select: low selects μ-law, high selects A-law.
17 NC unconnected No connect.
18 FSX4 input Transmit Frame Sync for channel 4, identifying its transmit time slot on DX.
19 FSR4 input Receive Frame Sync for channel 4, identifying its receive time slot on DR.
20 FSX3 input Transmit Frame Sync for channel 3, identifying its transmit time slot on DX.
21 FSR3 input Receive Frame Sync for channel 3, identifying its receive time slot on DR.
22 FSX2 input Transmit Frame Sync for channel 2, identifying its transmit time slot on DX.
23 FSR2 input Receive Frame Sync for channel 2, identifying its receive time slot on DR.
24 FSX1 input Transmit Frame Sync for channel 1, identifying its transmit time slot on DX; also used to determine the MCLK frequency.
25 FSR1 input Receive Frame Sync for channel 1, identifying its receive time slot on DR.
26 DR input PCM receive data input for all four channels, MSB first, 8 bits every 125 μs.
27 VCCD power_in Digital +5.0 V supply.
28 DX tri_state PCM transmit data output for all four channels, MSB first, 8 bits every 125 μs, high-impedance outside its time slots.
29 NC unconnected No connect.
30 DGND power_in Digital ground.
31 TSC output Active-low time slot control output, pulled low while PCM data is being output on DX.
32 NC unconnected No connect.
33 NC unconnected No connect.
34 PCLK input PCM data clock input, separate from the master clock, supporting rates from 256 kHz to 8.192 MHz.
35 MCLK input Master clock input of 2.048 MHz, 4.096 MHz or 8.192 MHz (±50 ppm); frequency is detected automatically.
36 PDN4 input Channel 4 power-down: high is standby mode, low is normal mode.
37 PDN3 input Channel 3 power-down: high is standby mode, low is normal mode.
38 PDN2 input Channel 2 power-down: high is standby mode, low is normal mode.
39 PDN1 input Channel 1 power-down: high is standby mode, low is normal mode.
40 NC unconnected No connect.
41 CNF input Configuration input to the clock and reference circuits; its function is not described in the supplied text.
42 NC unconnected No connect.
43 VOUT1 output Analog output of channel 1 from the receive amplifier, which can drive resistive loads higher than 2 kOhm.
44 IIN1 input Analog input of channel 1, whose transmit gain is set by external resistors RREF and RTX1.

Key specifications

Parameter Value
Manufacturer RENESAS
Package TQFP-44(10x10)
Category Interface ICs
Pins 44

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
MCLK frequency tolerance -50 50 ppm MCLK: 2.048 MHz, 4.096 MHz or 8.192 MHz 7

CAD (KiCad official)

  • Symbol: 821024PPG
  • Footprint: Package_QFP:TQFP-44_10x10mm_P0.8mm
  • 3D model: TQFP-44(10x10) (KiCad packages3D, STEP)
  • 3D model files: 821024ppg-etched.step / 821024ppg-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 821024ppg.step / 821024ppg.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: RENESAS datasheet (15 pp, sha256 eea6772b6ebbd0a0, retrieved 2026-10-30, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF