Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

74VHCT541AFT

TOSHIBA · Specialty Logic · TSSOP-20

74VHCT541AFT from TOSHIBA, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 G1 input Active-low output enable input 1; when G1 or G2 is high the Y outputs are in the high-impedance state.
2 A1 input Data input 1, TTL-compatible (VIH 2.0 V min, VIL 0.8 V max), accepts 0 to 5.5 V.
3 A2 input Data input 2, TTL-compatible (VIH 2.0 V min, VIL 0.8 V max), accepts 0 to 5.5 V.
4 A3 input Data input 3, TTL-compatible (VIH 2.0 V min, VIL 0.8 V max), accepts 0 to 5.5 V.
5 A4 input Data input 4, TTL-compatible (VIH 2.0 V min, VIL 0.8 V max), accepts 0 to 5.5 V.
6 A5 input Data input 5, TTL-compatible (VIH 2.0 V min, VIL 0.8 V max), accepts 0 to 5.5 V.
7 A6 input Data input 6, TTL-compatible (VIH 2.0 V min, VIL 0.8 V max), accepts 0 to 5.5 V.
8 A7 input Data input 7, TTL-compatible (VIH 2.0 V min, VIL 0.8 V max), accepts 0 to 5.5 V.
9 A8 input Data input 8, TTL-compatible (VIH 2.0 V min, VIL 0.8 V max), accepts 0 to 5.5 V.
10 GND power_in Ground pin (0 V reference).
11 Y8 tri_state Non-inverted 3-state output 8; high-impedance when G1 or G2 is high, IOH/IOL of -8/8 mA specified.
12 Y7 tri_state Non-inverted 3-state output 7; high-impedance when G1 or G2 is high, IOH/IOL of -8/8 mA specified.
13 Y6 tri_state Non-inverted 3-state output 6; high-impedance when G1 or G2 is high, IOH/IOL of -8/8 mA specified.
14 Y5 tri_state Non-inverted 3-state output 5; high-impedance when G1 or G2 is high, IOH/IOL of -8/8 mA specified.
15 Y4 tri_state Non-inverted 3-state output 4; high-impedance when G1 or G2 is high, IOH/IOL of -8/8 mA specified.
16 Y3 tri_state Non-inverted 3-state output 3; high-impedance when G1 or G2 is high, IOH/IOL of -8/8 mA specified.
17 Y2 tri_state Non-inverted 3-state output 2; high-impedance when G1 or G2 is high, IOH/IOL of -8/8 mA specified.
18 Y1 tri_state Non-inverted 3-state output 1; high-impedance when G1 or G2 is high, IOH/IOL of -8/8 mA specified.
19 G2 input Active-low output enable input 2; when G1 or G2 is high the Y outputs are in the high-impedance state.
20 VCC power_in Supply voltage pin, operating range 4.5 to 5.5 V (absolute maximum -0.5 to 7.0 V).

Key specifications

Parameter Value
Manufacturer TOSHIBA
Package TSSOP-20
Category Logic
Pins 20

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage (absolute max) VCC -0.5 7 V 3
Input voltage (absolute max) VIN -0.5 7 V 3
Output voltage (absolute max) VOUT -0.5 7 V Output in OFF state 3
Output voltage (absolute max), upper limit VCC + 0.5 VOUT -0.5 V High (H) or Low (L) state; max printed as VCC + 0.5 3
Input diode current (absolute max) IIK -20 mA 3
Output diode current (absolute max) IOK -20 20 mA VOUT < GND, VOUT > VCC 3
Output current (absolute max) IOUT -25 25 mA 3
VCC/ground current (absolute max) ICC -75 75 mA 3
Power dissipation (absolute max) PD 180 mW Ta = -40 to 85; derate -3.25 mW/ from Ta = 85 to 125 down to 50 mW 3
Storage temperature (absolute max) Tstg -65 150 °C 3
Supply voltage (recommended operating) VCC 4.5 5.5 V 4
Input voltage (recommended operating) VIN 0 5.5 V 4
Output voltage (recommended operating) VOUT 0 5.5 V Output in OFF state 4
Output voltage (recommended operating), upper limit VCC VOUT 0 V High (H) or Low (L) state; max printed as VCC 4
Operating temperature Topr -40 125 °C 4
Input rise and fall time dt/dv 0 20 ns/V 4
High-level input voltage VIH 2 V VCC = 4.5 to 5.5 V; Ta = 25 4
Low-level input voltage VIL 0.8 V VCC = 4.5 to 5.5 V; Ta = 25 4
High-level output voltage VOH 4.4 4.5 V VIN = VIH or VIL; IOH = -50 µA; VCC = 4.5 V; Ta = 25 4
High-level output voltage VOH 3.94 V VIN = VIH or VIL; IOH = -8 mA; VCC = 4.5 V; Ta = 25 4
Low-level output voltage VOL 0 0.1 V VIN = VIH or VIL; IOL = 50 µA; VCC = 4.5 V; Ta = 25 4
Low-level output voltage VOL 0.36 V VIN = VIH or VIL; IOL = 8 mA; VCC = 4.5 V; Ta = 25 4
3-state output OFF-state leakage current IOZ -0.25 0.25 µA VIN = VIH or VIL; VOUT = VCC or GND; VCC = 5.5 V; Ta = 25 4
Input leakage current IIN -0.1 0.1 µA VIN = 5.5 V or GND; VCC = 0 to 5.5 V; Ta = 25 4
Quiescent supply current ICC 4 µA VIN = VCC or GND; VCC = 5.5 V; Ta = 25 4
Quiescent supply current (per input, additional) ICCT 1.35 mA Per input: VIN = 3.4 V; Other input: VCC or GND; VCC = 5.5 V; Ta = 25 4
Output leakage current (Power-OFF) IOPD 0.5 µA VOUT = 5.5 V; VCC = 0 V; Ta = 25 4
High-level output voltage VOH 4.4 V VIN = VIH or VIL; IOH = -50 µA; VCC = 4.5 V; Ta = -40 to 85 4
High-level output voltage VOH 3.8 V VIN = VIH or VIL; IOH = -8 mA; VCC = 4.5 V; Ta = -40 to 85 4
Low-level output voltage VOL 0.1 V VIN = VIH or VIL; IOL = 50 µA; VCC = 4.5 V; Ta = -40 to 85 4
Low-level output voltage VOL 0.44 V VIN = VIH or VIL; IOL = 8 mA; VCC = 4.5 V; Ta = -40 to 85 4
3-state output OFF-state leakage current IOZ -2.5 2.5 µA VIN = VIH or VIL; VOUT = VCC or GND; VCC = 5.5 V; Ta = -40 to 85 4
Input leakage current IIN -1 1 µA VIN = 5.5 V or GND; VCC = 0 to 5.5 V; Ta = -40 to 85 4
Quiescent supply current ICC 40 µA VIN = VCC or GND; VCC = 5.5 V; Ta = -40 to 85 4
Quiescent supply current (per input, additional) ICCT 1.5 mA Per input: VIN = 3.4 V; Other input: VCC or GND; VCC = 5.5 V; Ta = -40 to 85 4
Output leakage current (Power-OFF) IOPD 5 µA VOUT = 5.5 V; VCC = 0 V; Ta = -40 to 85 4
High-level input voltage VIH 2 V VCC = 4.5 to 5.5 V; Ta = -40 to 125 5
Low-level input voltage VIL 0.8 V VCC = 4.5 to 5.5 V; Ta = -40 to 125 5
High-level output voltage VOH 4.4 V VIN = VIH or VIL; IOH = -50 µA; VCC = 4.5 V; Ta = -40 to 125 5
High-level output voltage VOH 3.7 V VIN = VIH or VIL; IOH = -8 mA; VCC = 4.5 V; Ta = -40 to 125 5
Low-level output voltage VOL 0.1 V VIN = VIH or VIL; IOL = 50 µA; VCC = 4.5 V; Ta = -40 to 125 5
Low-level output voltage VOL 0.55 V VIN = VIH or VIL; IOL = 8 mA; VCC = 4.5 V; Ta = -40 to 125 5
3-state output OFF-state leakage current IOZ -10 10 µA VIN = VIH or VIL; VOUT = VCC or GND; VCC = 5.5 V; Ta = -40 to 125 5
Input leakage current IIN -2 2 µA VIN = 5.5 V or GND; VCC = 0 to 5.5 V; Ta = -40 to 125 5
Quiescent supply current ICC 80 µA VIN = VCC or GND; VCC = 5.5 V; Ta = -40 to 125 5
Quiescent supply current (per input, additional) ICCT 1.5 mA Per input: VIN = 3.4 V; Other input: VCC or GND; VCC = 5.5 V; Ta = -40 to 125 5
Output leakage current (Power-OFF) IOPD 20 µA VOUT = 5.5 V; VCC = 0 V; Ta = -40 to 125 5
Propagation delay time tPLH,tPHL (74VHCT541AFT) tPLH,tPHL 5 6.9 ns VCC = 5.0 ± 0.5 V; CL = 15 pF; RL = 1 kΩ; Ta = 25; tr = tf = 3 ns 5
Propagation delay time tPLH,tPHL (74VHCT541AFT) tPLH,tPHL 5.5 7.9 ns VCC = 5.0 ± 0.5 V; CL = 50 pF; RL = 1 kΩ; Ta = 25; tr = tf = 3 ns 5
Propagation delay time tPLH,tPHL (74VHCT541AFT) tPLH,tPHL 1 8 ns VCC = 5.0 ± 0.5 V; CL = 15 pF; RL = 1 kΩ; Ta = -40 to 85; tr = tf = 3 ns 5
Propagation delay time tPLH,tPHL (74VHCT541AFT) tPLH,tPHL 1 9 ns VCC = 5.0 ± 0.5 V; CL = 50 pF; RL = 1 kΩ; Ta = -40 to 85; tr = tf = 3 ns 5
Propagation delay time tPLH,tPHL (74VHCT541AFT) tPLH,tPHL 1 9 ns VCC = 5.0 ± 0.5 V; CL = 15 pF; RL = 1 kΩ; Ta = -40 to 125; tr = tf = 3 ns 6
Propagation delay time tPLH,tPHL (74VHCT541AFT) tPLH,tPHL 1 10 ns VCC = 5.0 ± 0.5 V; CL = 50 pF; RL = 1 kΩ; Ta = -40 to 125; tr = tf = 3 ns 6
Output skew tosLH,tosHL tosLH,tosHL 1 ns VCC = 5.0 ± 0.5 V; Ta = 25; parameter guaranteed by design 5
Quiet output maximum dynamic VOL VOLP 1.1 1.5 V CL = 50 pF; VCC = 5.0 V; Ta = 25; tr = tf = 3 ns 6
Quiet output minimum dynamic VOL VOLV -1.5 -1.1 V CL = 50 pF; VCC = 5.0 V; Ta = 25; tr = tf = 3 ns 6
Minimum high-level dynamic input voltage VIHD 2 V CL = 50 pF; VCC = 5.0 V; Ta = 25; tr = tf = 3 ns 6
Maximum low-level dynamic input voltage VILD 0.8 V CL = 50 pF; VCC = 5.0 V; Ta = 25; tr = tf = 3 ns 6

CAD (KiCad official)

  • Symbol: 74VHCT541AFT
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: 74vhct541aft-etched.step / 74vhct541aft-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74vhct541aft.step / 74vhct541aft.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TOSHIBA datasheet (8 pp, sha256 3a3485b289292fb2, retrieved 2026-10-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF