component

74VHCT126AFT

Public Made by Adom

by adom

TOSHIBA Buffers, Drivers, Receivers, Transceivers, TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic74vhct126aftfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5d ago
viewers 74vhct126aft: viewers · Ray 5d ago
74vhct126aft-etched.glb Publish 0.1.0 · Ray 5d ago
74vhct126aft-etched.step 74vhct126aft: factory component page (tier=lcsc) · Ray 5d ago
74vhct126aft-hero.glb 74vhct126aft: hero GLB from the etched model (keeps the MPN mark) · Ray 5d ago
74vhct126aft-hero.overlay.json Publish 0.1.0 · Ray 5d ago
74vhct126aft.glb Publish 0.1.0 · Ray 5d ago
74vhct126aft.kicad_mod Publish 0.1.0 · Ray 5d ago
74vhct126aft.kicad_sym Publish 0.1.0 · Ray 5d ago
74vhct126aft.lbr Publish 0.1.0 · Ray 5d ago
74vhct126aft.step Publish 0.1.0 · Ray 5d ago
package.json Publish 0.1.0 · Ray 5d ago
page.json Set visibility: public · Ray 5d ago
README.md Publish 0.1.0 · Ray 5d ago

74VHCT126AFT

TOSHIBA · Buffers, Drivers, Receivers, Transceivers · TSSOP-14

74VHCT126AFT from TOSHIBA, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1G input Active-high 3-state output enable for buffer 1; output 1Y is high impedance when 1G is low.
2 1A input Data input of buffer 1, TTL-compatible with VIL 0.8 V max and VIH 2.0 V min, accepts 0 to 5.5 V.
3 1Y tri_state 3-state output of buffer 1, high impedance when 1G is low, 0 to 5.5 V allowed in off-state.
4 2G input Active-high 3-state output enable for buffer 2; output 2Y is high impedance when 2G is low.
5 2A input Data input of buffer 2, TTL-compatible with VIL 0.8 V max and VIH 2.0 V min, accepts 0 to 5.5 V.
6 2Y tri_state 3-state output of buffer 2, high impedance when 2G is low, 0 to 5.5 V allowed in off-state.
7 GND power_in Ground pin (0 V).
8 3Y tri_state 3-state output of buffer 3, high impedance when 3G is low, 0 to 5.5 V allowed in off-state.
9 3A input Data input of buffer 3, TTL-compatible with VIL 0.8 V max and VIH 2.0 V min, accepts 0 to 5.5 V.
10 3G input Active-high 3-state output enable for buffer 3; output 3Y is high impedance when 3G is low.
11 4Y tri_state 3-state output of buffer 4, high impedance when 4G is low, 0 to 5.5 V allowed in off-state.
12 4A input Data input of buffer 4, TTL-compatible with VIL 0.8 V max and VIH 2.0 V min, accepts 0 to 5.5 V.
13 4G input Active-high 3-state output enable for buffer 4; output 4Y is high impedance when 4G is low.
14 VCC power_in Supply voltage, recommended 4.5 to 5.5 V, absolute maximum -0.5 to 7.0 V.

Key specifications

Parameter Value
Manufacturer TOSHIBA
Package TSSOP-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: 74VHCT126AFT
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: 74vhct126aft-etched.step / 74vhct126aft-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74vhct126aft.step / 74vhct126aft.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TOSHIBA datasheet (6 pp, sha256 8c3eea28ac97f5a4, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF