component
74VHC86MTCX
Public Made by Adomby adom
onsemi Logic Gates, TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdown74VHC86MTCX
onsemi · Logic Gates · TSSOP-14
74VHC86MTCX from onsemi, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | A0 | input | Gate 0 input A; inputs accept 0 V to 5.5 V regardless of VCC, and unused inputs must be held HIGH or LOW because they may not float. |
| 2 | B0 | input | Gate 0 input B; inputs accept 0 V to 5.5 V regardless of VCC, and unused inputs must be held HIGH or LOW because they may not float. |
| 3 | O0 | output | Gate 0 exclusive-OR output; DC output current is limited to ±25 mA per pin. |
| 4 | A1 | input | Gate 1 input A; inputs accept 0 V to 5.5 V regardless of VCC, and unused inputs must be held HIGH or LOW because they may not float. |
| 5 | B1 | input | Gate 1 input B; inputs accept 0 V to 5.5 V regardless of VCC, and unused inputs must be held HIGH or LOW because they may not float. |
| 6 | O1 | output | Gate 1 exclusive-OR output; DC output current is limited to ±25 mA per pin. |
| 7 | GND | power_in | Ground reference; the combined VCC and GND current is rated at ±50 mA. |
| 8 | O2 | output | Gate 2 exclusive-OR output; DC output current is limited to ±25 mA per pin. |
| 9 | A2 | input | Gate 2 input A; inputs accept 0 V to 5.5 V regardless of VCC, and unused inputs must be held HIGH or LOW because they may not float. |
| 10 | B2 | input | Gate 2 input B; inputs accept 0 V to 5.5 V regardless of VCC, and unused inputs must be held HIGH or LOW because they may not float. |
| 11 | O3 | output | Gate 3 exclusive-OR output; DC output current is limited to ±25 mA per pin. |
| 12 | A3 | input | Gate 3 input A; inputs accept 0 V to 5.5 V regardless of VCC, and unused inputs must be held HIGH or LOW because they may not float. |
| 13 | B3 | input | Gate 3 input B; inputs accept 0 V to 5.5 V regardless of VCC, and unused inputs must be held HIGH or LOW because they may not float. |
| 14 | VCC | power_in | Positive supply; recommended operating range is 4.5 V to 5.5 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | onsemi |
| Package | TSSOP-14 |
| Category | Logic |
| Pins | 14 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| DC Supply Voltage | VCC | 4.5 | 5.5 | V | 2 | ||
| DC Input Voltage | VIN | 0 | 5.5 | V | Note 3 | 2 | |
| DC Output Voltage | VOUT | 0 | V | Note 3 | 2 | ||
| Operating Temperature | TA | -40 | 85 | °C | 2 | ||
| Input Rise or Fall Rate | tr, tf | 0 | 100 | ns/V | VCC = 3.0 V to 3.6 V | 2 | |
| Input Rise or Fall Rate | tr, tf | 0 | 20 | ns/V | VCC = 4.5 V to 5.5 V | 2 | |
| DC Supply Voltage | VCC | -0.5 | 6.5 | V | 2 | ||
| DC Input Voltage | VIN | -0.5 | 6.5 | V | 2 | ||
| DC Output Voltage | VOUT | -0.5 | V | 2 | |||
| DC Input Current, Per Pin | IIN | -20 | 20 | mA | 2 | ||
| DC Output Current, Per Pin | IOUT | -25 | 25 | mA | 2 | ||
| DC Supply Current, VCC and GND Pins | ICC | -50 | 50 | mA | 2 | ||
| Input Clamp Current | IIK | -20 | mA | 2 | |||
| Output Clamp Current | IOK | -20 | 20 | mA | 2 | ||
| Storage Temperature Range | TSTG | -65 | 150 | °C | 2 | ||
| Junction Temperature Under Bias | TJ | 150 | °C | 2 | |||
| Power Dissipation in Still Air | PD | 833 | mW | at 25°C | 2 | ||
| HIGH Level Input Voltage | VIH | 1.5 | V | VCC = 2.0 V; TA = 25C | 3 | ||
| LOW Level Input Voltage | VIL | 0.5 | V | VCC = 2.0 V; TA = 25C | 3 | ||
| HIGH Level Output Voltage | VOH | 1.9 | V | VCC = 2.0 V; VIN = VIH or VIL; IOH = -50 µA; TA = 25C | 3 | ||
| HIGH Level Output Voltage | VOH | 2.9 | V | VCC = 3.0 V; IOH = -50 µA; TA = 25C | 3 | ||
| HIGH Level Output Voltage | VOH | 4.4 | V | VCC = 4.5 V; IOH = -50 µA; TA = 25C | 3 | ||
| HIGH Level Output Voltage | VOH | 2.58 | V | VCC = 3.0 V; IOH = -4 mA; TA = 25C | 3 | ||
| HIGH Level Output Voltage | VOH | 2.48 | V | VCC = 3.0 V; IOH = -4 mA; TA = −40C to +85C | 3 | ||
| HIGH Level Output Voltage | VOH | 3.94 | V | VCC = 4.5 V; IOH = -8 mA; TA = 25C | 3 | ||
| HIGH Level Output Voltage | VOH | 3.8 | V | VCC = 4.5 V; IOH = -8 mA; TA = −40C to +85C | 3 | ||
| LOW Level Output Voltage | VOL | 0.1 | V | VCC = 2.0 V; VIN = VIH or VIL; IOL = 50 µA; TA = 25C | 3 | ||
| LOW Level Output Voltage | VOL | 0.36 | V | VCC = 3.0 V; IOL = 4 mA; TA = 25C | 3 | ||
| LOW Level Output Voltage | VOL | 0.44 | V | VCC = 3.0 V; IOL = 4 mA; TA = −40C to +85C | 3 | ||
| Input Leakage Current | IIN | -0.1 | 0.1 | µA | VCC 0-5.5 V; VIN = 5.5 V or GND; TA = 25C | 3 | |
| Input Leakage Current | IIN | -1 | 1 | µA | VCC 0-5.5 V; VIN = 5.5 V or GND; TA = −40C to +85C | 3 | |
| Quiescent Supply Current | ICC | 2 | µA | VCC = 5.5 V; VIN = VCC or GND; TA = 25C | 3 | ||
| Quiescent Supply Current | ICC | 20 | µA | VCC = 5.5 V; VIN = VCC or GND; TA = −40C to +85C | 3 | ||
| Quiet Output Maximum Dynamic VOL | VOLP | 0.8 | V | VCC = 5.0 V; CL = 50 pF; TA = 25C | 3 | ||
| Quiet Output Minimum Dynamic VOL | VOLV | -0.8 | V | VCC = 5.0 V; CL = 50 pF; TA = 25C | 3 | ||
| Minimum HIGH Level Dynamic Input Voltage | VIHD | 3.5 | V | VCC = 5.0 V; CL = 50 pF; TA = 25C | 3 | ||
| Maximum LOW Level Dynamic Input Voltage | VILD | 1.5 | V | VCC = 5.0 V; CL = 50 pF; TA = 25C | 3 | ||
| Propagation Delay Time | tPHL, tPLH | 11 | ns | VCC = 3.3 ±0.3 V; CL = 15 pF; TA = 25C | 3 | ||
| Propagation Delay Time | tPHL, tPLH | 1 | 13 | ns | VCC = 3.3 ±0.3 V; CL = 15 pF; TA = −40C to +85C | 3 | |
| Propagation Delay Time | tPHL, tPLH | 14.5 | ns | VCC = 3.3 ±0.3 V; CL = 50 pF; TA = 25C | 3 | ||
| Propagation Delay Time | tPHL, tPLH | 1 | 16.5 | ns | VCC = 3.3 ±0.3 V; CL = 50 pF; TA = −40C to +85C | 3 | |
| Propagation Delay Time | tPHL, tPLH | 6.8 | ns | VCC = 5.0 ±0.5 V; CL = 15 pF; TA = 25C | 3 | ||
| Propagation Delay Time | tPHL, tPLH | 1 | 8 | ns | VCC = 5.0 ±0.5 V; CL = 15 pF; TA = −40C to +85C | 3 | |
| Propagation Delay Time | tPHL, tPLH | 8.8 | ns | VCC = 5.0 ±0.5 V; CL = 50 pF; TA = 25C | 3 | ||
| Propagation Delay Time | tPHL, tPLH | 1 | 10 | ns | VCC = 5.0 ±0.5 V; CL = 50 pF; TA = −40C to +85C | 3 | |
| Input Capacitance | CIN | 10 | pF | VCC = Open; TA = 25C | 3 | ||
| Thermal Resistance, Junction-to-Ambient | JA | 150 | °C/W | Note 1: minimum pad spacing, FR4, JESD51-7, no airflow | 2 |
CAD (KiCad official)
- Symbol:
74VHC86MTCX - Footprint:
Package_SO:TSSOP-14_4.4x5mm_P0.65mm - 3D model: TSSOP-14 (KiCad packages3D, STEP)
- 3D model files:
74vhc86mtcx-etched.step/74vhc86mtcx-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);74vhc86mtcx.step/74vhc86mtcx.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: onsemi datasheet (6 pp, sha256
f1b0c140bef88dfd, retrieved 2026-10-18, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).