Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

74VHC86FT

TOSHIBA · Logic Gates · TSSOP-14

74VHC86FT from TOSHIBA, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Gate 1 input A; inputs accept 0 to 5.5 V regardless of VCC, and unused inputs must be tied to VCC or GND.
2 1B input Gate 1 input B; inputs accept 0 to 5.5 V regardless of VCC, and unused inputs must be tied to VCC or GND.
3 1Y output Gate 1 exclusive-OR output (Y = A XOR B), buffered, rated for ±25 mA max output current.
4 2A input Gate 2 input A; inputs accept 0 to 5.5 V regardless of VCC, and unused inputs must be tied to VCC or GND.
5 2B input Gate 2 input B; inputs accept 0 to 5.5 V regardless of VCC, and unused inputs must be tied to VCC or GND.
6 2Y output Gate 2 exclusive-OR output (Y = A XOR B), buffered, rated for ±25 mA max output current.
7 GND power_in Ground reference (0 V) for the device.
8 3Y output Gate 3 exclusive-OR output (Y = A XOR B), buffered, rated for ±25 mA max output current.
9 3A input Gate 3 input A; inputs accept 0 to 5.5 V regardless of VCC, and unused inputs must be tied to VCC or GND.
10 3B input Gate 3 input B; inputs accept 0 to 5.5 V regardless of VCC, and unused inputs must be tied to VCC or GND.
11 4Y output Gate 4 exclusive-OR output (Y = A XOR B), buffered, rated for ±25 mA max output current.
12 4A input Gate 4 input A; inputs accept 0 to 5.5 V regardless of VCC, and unused inputs must be tied to VCC or GND.
13 4B input Gate 4 input B; inputs accept 0 to 5.5 V regardless of VCC, and unused inputs must be tied to VCC or GND.
14 VCC power_in Positive supply voltage, operating range 2.0 to 5.5 V (absolute maximum -0.5 to 7.0 V).

Key specifications

Parameter Value
Manufacturer TOSHIBA
Package TSSOP-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: 74VHC86FT
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: 74vhc86ft-etched.step / 74vhc86ft-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74vhc86ft.step / 74vhc86ft.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TOSHIBA datasheet (8 pp, sha256 b354b904f31a9277, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF