component

74VHC74MTCX

Public Made by Adom

by adom

onsemi Flip Flops, TSSOP-14. Pinout reviewed by a person against the datasheet, KiCad symbol/footprint/3D.

componentlogic ics74vhc74mtcxfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 4d ago
viewers 74vhc74mtcx: viewers · Ray 4d ago
74vhc74mtcx-etched.glb Publish 0.1.0 · Ray 4d ago
74vhc74mtcx-etched.step 74vhc74mtcx: factory component page (tier=mfr) · Ray 4d ago
74vhc74mtcx-hero.glb 74vhc74mtcx: hero GLB from the etched model (keeps the MPN mark) · Ray 4d ago
74vhc74mtcx-hero.overlay.json Publish 0.1.0 · Ray 4d ago
74vhc74mtcx.glb Publish 0.1.0 · Ray 4d ago
74vhc74mtcx.kicad_mod Publish 0.1.0 · Ray 4d ago
74vhc74mtcx.kicad_sym Publish 0.1.0 · Ray 4d ago
74vhc74mtcx.lbr Publish 0.1.0 · Ray 4d ago
74vhc74mtcx.step Publish 0.1.0 · Ray 4d ago
package.json Publish 0.1.0 · Ray 4d ago
page.json Set visibility: public · Ray 4d ago
README.md Publish 0.1.0 · Ray 4d ago

74VHC74MTCX

onsemi · Flip Flops · TSSOP-14

74VHC74MTCX from onsemi, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CLR1 input Active-low direct clear input for flip-flop 1, independent of the clock; setting it LOW clears Q1.
2 D1 input Data input for flip-flop 1, transferred to Q1 on the positive-going transition of CK1.
3 CK1 input Clock pulse input for flip-flop 1, positive-edge triggered.
4 PR1 input Active-low direct preset input for flip-flop 1, independent of the clock; setting it LOW presets Q1 HIGH.
5 Q1 output True output of flip-flop 1.
6 Q1_N output Complementary (inverted) output of flip-flop 1, shown as Q1 with overbar.
7 GND power_in Ground pin.
8 Q2_N output Complementary (inverted) output of flip-flop 2, shown as Q2 with overbar.
9 Q2 output True output of flip-flop 2.
10 PR2 input Active-low direct preset input for flip-flop 2, independent of the clock; setting it LOW presets Q2 HIGH.
11 CK2 input Clock pulse input for flip-flop 2, positive-edge triggered.
12 D2 input Data input for flip-flop 2, transferred to Q2 on the positive-going transition of CK2.
13 CLR2 input Active-low direct clear input for flip-flop 2, independent of the clock; setting it LOW clears Q2.
14 VCC power_in Supply voltage pin; recommended operating range 2.0V to 5.5V, absolute maximum 7.0V.

Key specifications

Parameter Value
Manufacturer onsemi
Package TSSOP-14
Category Logic ICs
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage VCC -0.5 7 V 3
Storage Temperature TSTG -65 150 °C 3
Supply Voltage VCC 2 5.5 V 3
Operating Temperature TOPR -40 85 °C 3
HIGH Level Input Voltage VIH 1.5 V VCC 2.0 V; TA 25 C 3
LOW Level Input Voltage VIL 0.5 V VCC 2.0 V; TA 25 C 3
HIGH Level Output Voltage VOH 1.9 2 V VCC 2.0 V; VIN VIH or VIL; IOH 50 µA; TA 25 C 3
HIGH Level Output Voltage VOH 1.9 V VCC 2.0 V; VIN VIH or VIL; IOH 50 µA; TA -40 to 85 C 3
HIGH Level Output Voltage VOH 2.9 3 V VCC 3.0 V; VIN VIH or VIL; IOH 50 µA; TA 25 C 3
HIGH Level Output Voltage VOH 2.9 V VCC 3.0 V; VIN VIH or VIL; IOH 50 µA; TA -40 to 85 C 3
HIGH Level Output Voltage VOH 4.4 4.5 V VCC 4.5 V; VIN VIH or VIL; IOH 50 µA; TA 25 C 3
HIGH Level Output Voltage VOH 4.4 V VCC 4.5 V; VIN VIH or VIL; IOH 50 µA; TA -40 to 85 C 3
HIGH Level Output Voltage VOH 2.58 V VCC 3.0 V; IOH 4 mA; TA 25 C 3
HIGH Level Output Voltage VOH 2.48 V VCC 3.0 V; IOH 4 mA; TA -40 to 85 C 3
HIGH Level Output Voltage VOH 3.94 V VCC 4.5 V; IOH 8 mA; TA 25 C 3
HIGH Level Output Voltage VOH 3.8 V VCC 4.5 V; IOH 8 mA; TA -40 to 85 C 3
LOW Level Output Voltage VOL 0 0.1 V VCC 2.0 V; VIN VIH or VIL; IOL 50 µA; TA 25 C 3
LOW Level Output Voltage VOL 0.1 V VCC 2.0 V; VIN VIH or VIL; IOL 50 µA; TA -40 to 85 C 3
LOW Level Output Voltage VOL 0.36 V VCC 3.0 V; IOL 4 mA; TA 25 C 3
LOW Level Output Voltage VOL 0.44 V VCC 3.0 V; IOL 4 mA; TA -40 to 85 C 3
Input Leakage Current IIN -0.1 0.1 µA VCC 0 to 5.5 V; VIN 5.5 V or GND; TA 25 C 3
Input Leakage Current IIN -1 1 µA VCC 0 to 5.5 V; VIN 5.5 V or GND; TA -40 to 85 C 3
Quiescent Supply Current ICC 2 µA VCC 5.5 V; VIN VCC or GND; TA 25 C 3
Quiescent Supply Current ICC 20 µA VCC 5.5 V; VIN VCC or GND; TA -40 to 85 C 3
Maximum Clock Frequency fMAX 80 125 MHz VCC 3.3 V ±0.3 V; CL 15 pF; TA 25 C 4
Maximum Clock Frequency fMAX 70 MHz VCC 3.3 V ±0.3 V; CL 15 pF; TA -40 to 85 C 4
Maximum Clock Frequency fMAX 50 75 MHz VCC 3.3 V ±0.3 V; CL 50 pF; TA 25 C 4
Maximum Clock Frequency fMAX 45 MHz VCC 3.3 V ±0.3 V; CL 50 pF; TA -40 to 85 C 4
Maximum Clock Frequency fMAX 130 170 MHz VCC 5.0 V ±0.5 V; CL 15 pF; TA 25 C 4
Maximum Clock Frequency fMAX 110 MHz VCC 5.0 V ±0.5 V; CL 15 pF; TA -40 to 85 C 4
Maximum Clock Frequency fMAX 90 115 MHz VCC 5.0 V ±0.5 V; CL 50 pF; TA 25 C 4
Maximum Clock Frequency fMAX 75 MHz VCC 5.0 V ±0.5 V; CL 50 pF; TA -40 to 85 C 4
Propagation Delay Time CK-Q (tPLH, tPHL) tPLH, tPHL 6.7 11.9 ns VCC 3.3 V ±0.3 V; CL 15 pF; TA 25 C 4
Propagation Delay Time CK-Q (tPLH, tPHL) tPLH, tPHL 1 14 ns VCC 3.3 V ±0.3 V; CL 15 pF; TA -40 to 85 C 4
Propagation Delay Time CK-Q (tPLH, tPHL) tPLH, tPHL 9.2 15.4 ns VCC 3.3 V ±0.3 V; CL 50 pF; TA 25 C 4
Propagation Delay Time CK-Q (tPLH, tPHL) tPLH, tPHL 1 17.5 ns VCC 3.3 V ±0.3 V; CL 50 pF; TA -40 to 85 C 4
Propagation Delay Time CK-Q (tPLH, tPHL) tPLH, tPHL 4.6 7.3 ns VCC 5.0 V ±0.5 V; CL 15 pF; TA 25 C 4
Propagation Delay Time CK-Q (tPLH, tPHL) tPLH, tPHL 1 8.5 ns VCC 5.0 V ±0.5 V; CL 15 pF; TA -40 to 85 C 4
Propagation Delay Time CK-Q (tPLH, tPHL) tPLH, tPHL 6.1 9.3 ns VCC 5.0 V ±0.5 V; CL 50 pF; TA 25 C 4
Propagation Delay Time CK-Q (tPLH, tPHL) tPLH, tPHL 1 10.5 ns VCC 5.0 V ±0.5 V; CL 50 pF; TA -40 to 85 C 4
Propagation Delay Time CLR/PR-Q (tPLH, tPHL) tPLH, tPHL 7.6 12.3 ns VCC 3.3 V ±0.3 V; CL 15 pF; TA 25 C 4
Propagation Delay Time CLR/PR-Q (tPLH, tPHL) tPLH, tPHL 1 14.5 ns VCC 3.3 V ±0.3 V; CL 15 pF; TA -40 to 85 C 4
Propagation Delay Time CLR/PR-Q (tPLH, tPHL) tPLH, tPHL 10.1 15.8 ns VCC 3.3 V ±0.3 V; CL 50 pF; TA 25 C 4
Propagation Delay Time CLR/PR-Q (tPLH, tPHL) tPLH, tPHL 1 18 ns VCC 3.3 V ±0.3 V; CL 50 pF; TA -40 to 85 C 4
Propagation Delay Time CLR/PR-Q (tPLH, tPHL) tPLH, tPHL 4.8 7.7 ns VCC 5.0 V ±0.5 V; CL 15 pF; TA 25 C 4
Propagation Delay Time CLR/PR-Q (tPLH, tPHL) tPLH, tPHL 1 9 ns VCC 5.0 V ±0.5 V; CL 15 pF; TA -40 to 85 C 4
Propagation Delay Time CLR/PR-Q (tPLH, tPHL) tPLH, tPHL 6.3 9.7 ns VCC 5.0 V ±0.5 V; CL 50 pF; TA 25 C 4
Propagation Delay Time CLR/PR-Q (tPLH, tPHL) tPLH, tPHL 1 11 ns VCC 5.0 V ±0.5 V; CL 50 pF; TA -40 to 85 C 4
Input Capacitance CIN 4 10 pF VCC open 4
Minimum Setup Time tS 7 6 ns VCC 3.3 V ±0.3 V; typ TA 25 C; guaranteed min TA -40 to 85 C 4
Minimum Setup Time tS 5 5 ns VCC 5.0 V ±0.5 V; typ TA 25 C; guaranteed min TA -40 to 85 C 4
Minimum Recovery Time (CLR, PR) tREC 5 5 ns VCC 3.3 V ±0.3 V; typ TA 25 C; guaranteed min TA -40 to 85 C 4

CAD (KiCad official)

  • Symbol: 74VHC74MTCX
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: 74vhc74mtcx-etched.step / 74vhc74mtcx-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74vhc74mtcx.step / 74vhc74mtcx.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (8 pp, sha256 bad9088d9da94287, retrieved 2026-10-26, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF