component

74VHC175MTCX

Public Made by Adom

by adom

onsemi Flip Flops, TSSOP-16. Pinout reviewed by a person against the datasheet, KiCad symbol/footprint/3D.

componentlogic74vhc175mtcxfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7d ago
viewers 74vhc175mtcx: viewers · Ray 7d ago
74vhc175mtcx-etched.glb Publish 0.1.0 · Ray 7d ago
74vhc175mtcx-etched.step 74vhc175mtcx: factory component page (tier=mfr) · Ray 7d ago
74vhc175mtcx-hero.glb 74vhc175mtcx: hero GLB from the etched model (keeps the MPN mark) · Ray 7d ago
74vhc175mtcx-hero.overlay.json Publish 0.1.0 · Ray 7d ago
74vhc175mtcx.glb Publish 0.1.0 · Ray 7d ago
74vhc175mtcx.kicad_mod Publish 0.1.0 · Ray 7d ago
74vhc175mtcx.kicad_sym Publish 0.1.0 · Ray 7d ago
74vhc175mtcx.lbr Publish 0.1.0 · Ray 7d ago
74vhc175mtcx.step Publish 0.1.0 · Ray 7d ago
package.json Publish 0.1.0 · Ray 7d ago
page.json Set visibility: public · Ray 7d ago
README.md Publish 0.1.0 · Ray 7d ago

74VHC175MTCX

onsemi · Flip Flops · TSSOP-16

74VHC175MTCX from onsemi, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 MR input Active-low Master Reset input that forces all Q outputs LOW and all Q-bar outputs HIGH independent of clock or data inputs.
2 Q0 output True output of flip-flop 0, follows D0 on the LOW-to-HIGH clock transition.
3 Q0̅ output Complement output of flip-flop 0.
4 D0 input Data input for flip-flop 0, stored on the LOW-to-HIGH clock transition.
5 D1 input Data input for flip-flop 1, stored on the LOW-to-HIGH clock transition.
6 Q1̅ output Complement output of flip-flop 1.
7 Q1 output True output of flip-flop 1, follows D1 on the LOW-to-HIGH clock transition.
8 GND power_in Ground pin.
9 CP input Common clock pulse input; data is stored on the LOW-to-HIGH transition.
10 Q2 output True output of flip-flop 2, follows D2 on the LOW-to-HIGH clock transition.
11 Q2̅ output Complement output of flip-flop 2.
12 D2 input Data input for flip-flop 2, stored on the LOW-to-HIGH clock transition.
13 D3 input Data input for flip-flop 3, stored on the LOW-to-HIGH clock transition.
14 Q3̅ output Complement output of flip-flop 3.
15 Q3 output True output of flip-flop 3, follows D3 on the LOW-to-HIGH clock transition.
16 VCC power_in Supply voltage pin, recommended 2.0V to 5.5V.

Key specifications

Parameter Value
Manufacturer onsemi
Package TSSOP-16
Category Logic
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage VCC 2 5.5 V 4
Input Voltage VIN 0 5.5 V 4
Output Voltage VOUT 0 V upper limit printed as VCC 4
Operating Temperature TOPR -40 85 °C 4
Input Rise and Fall Time tr, tf 0 100 ns/V VCC = 3.3 V ± 0.3 V 4
Input Rise and Fall Time tr, tf 0 20 ns/V VCC = 5.0 V ± 0.5 V 4
Supply Voltage VCC -0.5 7 V 4
DC Input Voltage VIN -0.5 7 V 4
DC Output Voltage VOUT -0.5 V upper limit printed as VCC + 0.5 V 4
Input Diode Current IIK -20 mA 4
Output Diode Current IOK -20 20 mA 4
DC Output Current IOUT -25 25 mA 4
DC VCC / GND Current ICC -50 50 mA 4
Storage Temperature TSTG -65 150 °C 4
Lead Temperature (Soldering) TL 260 °C 10 seconds soldering 4
HIGH Level Input Voltage VIH 1.5 V VCC = 2.0 V, TA = -40°C to +85°C 5
LOW Level Input Voltage VIL 0.5 V VCC = 2.0 V, TA = -40°C to +85°C 5
HIGH Level Output Voltage VOH 1.9 2 V VCC = 2.0 V, VIN = VIH or VIL, IOH = -50µA; min at TA = -40°C to +85°C 5
HIGH Level Output Voltage VOH 2.9 3 V VCC = 3.0 V, VIN = VIH or VIL, IOH = -50µA; min at TA = -40°C to +85°C 5
HIGH Level Output Voltage VOH 4.4 4.5 V VCC = 4.5 V, VIN = VIH or VIL, IOH = -50µA; min at TA = -40°C to +85°C 5
HIGH Level Output Voltage VOH 2.48 V VCC = 3.0 V, VIN = VIH or VIL, IOH = -4mA; TA = -40°C to +85°C 5
HIGH Level Output Voltage VOH 3.8 V VCC = 4.5 V, VIN = VIH or VIL, IOH = -8mA; TA = -40°C to +85°C 5
LOW Level Output Voltage VOL 0 0.1 V VCC = 2.0 V, VIN = VIH or VIL, IOL = 50µA; max at TA = -40°C to +85°C 5
LOW Level Output Voltage VOL 0.44 V VCC = 3.0 V, VIN = VIH or VIL, IOL = 4mA; TA = -40°C to +85°C 5
Input Leakage Current IIN -1 1 µA VIN = 5.5 V or GND; TA = -40°C to +85°C 5
Quiescent Supply Current ICC 40 µA VCC = 5.5 V, VIN = VCC or GND; TA = -40°C to +85°C 5
Quiet Output Maximum Dynamic VOL VOLP 0.4 0.8 V VCC = 5.0 V, CL = 50pF, TA = 25°C 5
Quiet Output Minimum Dynamic VOL VOLV -0.8 -0.4 V VCC = 5.0 V, CL = 50pF, TA = 25°C 5
Minimum HIGH Level Dynamic Input Voltage VIHD 3.5 V VCC = 5.0 V, CL = 50pF, TA = 25°C 5
Maximum LOW Level Dynamic Input Voltage VILD 1.5 V VCC = 5.0 V, CL = 50pF, TA = 25°C 5
Maximum Clock Frequency fMAX 75 140 MHz VCC = 3.3 ± 0.3 V, CL = 15pF; min at TA = -40°C to +85°C 6
Maximum Clock Frequency fMAX 45 75 MHz VCC = 3.3 ± 0.3 V, CL = 50pF; min at TA = -40°C to +85°C 6
Maximum Clock Frequency fMAX 125 210 MHz VCC = 5.0 ± 0.5 V, CL = 15pF; min at TA = -40°C to +85°C 6
Maximum Clock Frequency fMAX 75 115 MHz VCC = 5.0 ± 0.5 V, CL = 50pF; min at TA = -40°C to +85°C 6
Propagation Delay Time (CP to Qn or Qn) tPLH, tPHL 1 7.5 13.5 ns VCC = 3.3 ± 0.3 V, CL = 15pF; min/max at TA = -40°C to +85°C 6
Propagation Delay Time (CP to Qn or Qn) tPLH, tPHL 1 10 17 ns VCC = 3.3 ± 0.3 V, CL = 50pF; min/max at TA = -40°C to +85°C 6
Propagation Delay Time (CP to Qn or Qn) tPLH, tPHL 1 4.8 8.5 ns VCC = 5.0 ± 0.5 V, CL = 15pF; min/max at TA = -40°C to +85°C 6
Propagation Delay Time (CP to Qn or Qn) tPLH, tPHL 1 6.3 10.5 ns VCC = 5.0 ± 0.5 V, CL = 50pF; min/max at TA = -40°C to +85°C 6
Propagation Delay Time (MR to Qn or Qn) tPLH, tPHL 1 6.3 12 ns VCC = 3.3 ± 0.3 V, CL = 15pF; min/max at TA = -40°C to +85°C 6
Propagation Delay Time (MR to Qn or Qn) tPLH, tPHL 1 8.8 15.5 ns VCC = 3.3 ± 0.3 V, CL = 50pF; min/max at TA = -40°C to +85°C 6
Propagation Delay Time (MR to Qn or Qn) tPLH, tPHL 1 4.3 7.5 ns VCC = 5.0 ± 0.5 V, CL = 15pF; min/max at TA = -40°C to +85°C 6
Propagation Delay Time (MR to Qn or Qn) tPLH, tPHL 1 5.8 9.5 ns VCC = 5.0 ± 0.5 V, CL = 50pF; min/max at TA = -40°C to +85°C 6
Output to Output Skew tOSLH, tOSHL 1.5 ns VCC = 3.3 ± 0.3 V, CL = 50pF; TA = -40°C to +85°C 6
Output to Output Skew tOSLH, tOSHL 1 ns VCC = 5.0 ± 0.5 V, CL = 50pF; TA = -40°C to +85°C 6
Input Capacitance CIN 4 10 pF VCC = Open 6
Minimum Pulse Width (CP) tW(L), tW(H) 5 5 ns VCC = 3.3 ± 0.3 V; guaranteed min at TA = -40°C to +85°C 6
Minimum Pulse Width (MR) tW(L) 5 5 ns VCC = 3.3 ± 0.3 V; guaranteed min at TA = -40°C to +85°C 6
Minimum Setup Time (Dn to CP) tS 5 5 ns VCC = 3.3 ± 0.3 V; guaranteed min at TA = -40°C to +85°C 6
Minimum Setup Time (Dn to CP) tS 4 4 ns VCC = 5.0 ± 0.5 V; guaranteed min at TA = -40°C to +85°C 6
Minimum Hold Time (Dn to CP) tH 1 1 ns VCC = 3.3 ± 0.3 V; guaranteed min at TA = -40°C to +85°C 6
Minimum Removal Time (MR) tREC 5 5 ns VCC = 3.3 ± 0.3 V; guaranteed min at TA = -40°C to +85°C 6

CAD (KiCad official)

  • Symbol: 74VHC175MTCX
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: 74vhc175mtcx-etched.step / 74vhc175mtcx-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74vhc175mtcx.step / 74vhc175mtcx.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (11 pp, sha256 6af9db09765059a7, retrieved 2026-10-21, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF