component

74VHC174FT

Public Made by Adom

by adom

TOSHIBA Flip Flops, TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic74vhc174ftfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5d ago
viewers 74vhc174ft: viewers · Ray 5d ago
74vhc174ft-etched.glb Publish 0.1.0 · Ray 5d ago
74vhc174ft-etched.step 74vhc174ft: factory component page (tier=lcsc) · Ray 5d ago
74vhc174ft-hero.glb 74vhc174ft: hero GLB from the etched model (keeps the MPN mark) · Ray 5d ago
74vhc174ft-hero.overlay.json Publish 0.1.0 · Ray 5d ago
74vhc174ft.glb Publish 0.1.0 · Ray 5d ago
74vhc174ft.kicad_mod Publish 0.1.0 · Ray 5d ago
74vhc174ft.kicad_sym Publish 0.1.0 · Ray 5d ago
74vhc174ft.lbr Publish 0.1.0 · Ray 5d ago
74vhc174ft.step Publish 0.1.0 · Ray 5d ago
package.json Publish 0.1.0 · Ray 5d ago
page.json Set visibility: public · Ray 5d ago
README.md Publish 0.1.0 · Ray 5d ago

74VHC174FT

TOSHIBA · Flip Flops · TSSOP-16

74VHC174FT from TOSHIBA, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CLR input Active-low asynchronous clear; when held low the Q outputs are forced low independent of the other inputs.
2 Q1 output Flip-flop 1 output, takes the D1 level on the rising clock edge.
3 D1 input Flip-flop 1 data input, 0 to 5.5 V tolerant regardless of supply voltage.
4 D2 input Flip-flop 2 data input, 0 to 5.5 V tolerant regardless of supply voltage.
5 Q2 output Flip-flop 2 output, takes the D2 level on the rising clock edge.
6 D3 input Flip-flop 3 data input, 0 to 5.5 V tolerant regardless of supply voltage.
7 Q3 output Flip-flop 3 output, takes the D3 level on the rising clock edge.
8 GND power_in Ground reference (0 V).
9 CK input Common clock input; data is transferred to the Q outputs on the positive-going edge.
10 Q4 output Flip-flop 4 output, takes the D4 level on the rising clock edge.
11 D4 input Flip-flop 4 data input, 0 to 5.5 V tolerant regardless of supply voltage.
12 Q5 output Flip-flop 5 output, takes the D5 level on the rising clock edge.
13 D5 input Flip-flop 5 data input, 0 to 5.5 V tolerant regardless of supply voltage.
14 D6 input Flip-flop 6 data input, 0 to 5.5 V tolerant regardless of supply voltage.
15 Q6 output Flip-flop 6 output, takes the D6 level on the rising clock edge.
16 VCC power_in Positive supply, operating range 2.0 V to 5.5 V (absolute max -0.5 to 7.0 V).

Key specifications

Parameter Value
Manufacturer TOSHIBA
Package TSSOP-16
Category Logic
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
High-level input voltage VIH 1.5 V Ta = 25 °C; VCC = 2.0 V 5
Low-level input voltage VIL 0.5 V Ta = 25 °C; VCC = 2.0 V 5
High-level output voltage VOH 1.9 2 V Ta = 25 °C; VCC = 2.0 V; IOH = -50 µA 5
High-level output voltage VOH 2.9 3 V Ta = 25 °C; VCC = 3.0 V; IOH = -50 µA 5
High-level output voltage VOH 4.4 4.5 V Ta = 25 °C; VCC = 4.5 V; IOH = -50 µA 5
High-level output voltage VOH 2.58 V Ta = 25 °C; VCC = 3.0 V; IOH = -4 mA 5
High-level output voltage VOH 3.94 V Ta = 25 °C; VCC = 4.5 V; IOH = -8 mA 5
Low-level output voltage VOL 0 0.1 V Ta = 25 °C; VCC = 2.0 V; IOL = 50 µA 5
Low-level output voltage VOL 0.36 V Ta = 25 °C; VCC = 3.0 V; IOL = 4 mA 5
Input leakage current IIN -0.1 0.1 µA Ta = 25 °C; VIN = 5.5 V or GND; VCC = 0 to 5.5 V 5
Quiescent supply current ICC 4 µA Ta = 25 °C; VIN = VCC or GND; VCC = 5.5 V 5
High-level output voltage VOH 1.9 V Ta = -40 to 85 °C; VCC = 2.0 V; IOH = -50 µA 5
High-level output voltage VOH 2.9 V Ta = -40 to 85 °C; VCC = 3.0 V; IOH = -50 µA 5
High-level output voltage VOH 4.4 V Ta = -40 to 85 °C; VCC = 4.5 V; IOH = -50 µA 5
High-level output voltage VOH 2.48 V Ta = -40 to 85 °C; VCC = 3.0 V; IOH = -4 mA 5
High-level output voltage VOH 3.8 V Ta = -40 to 85 °C; VCC = 4.5 V; IOH = -8 mA 5
Low-level output voltage VOL 0.1 V Ta = -40 to 85 °C; VCC = 2.0 V; IOL = 50 µA 5
Low-level output voltage VOL 0.44 V Ta = -40 to 85 °C; VCC = 3.0 V; IOL = 4 mA 5
Input leakage current IIN -1 1 µA Ta = -40 to 85 °C; VIN = 5.5 V or GND; VCC = 0 to 5.5 V 5
Quiescent supply current ICC 40 µA Ta = -40 to 85 °C; VIN = VCC or GND; VCC = 5.5 V 5
High-level input voltage VIH 1.5 V Ta = -40 to 125 °C; VCC = 2.0 V 6
Low-level input voltage VIL 0.5 V Ta = -40 to 125 °C; VCC = 2.0 V 6
High-level output voltage VOH 1.9 V Ta = -40 to 125 °C; VCC = 2.0 V; IOH = -50 µA 6
High-level output voltage VOH 2.9 V Ta = -40 to 125 °C; VCC = 3.0 V; IOH = -50 µA 6
High-level output voltage VOH 4.4 V Ta = -40 to 125 °C; VCC = 4.5 V; IOH = -50 µA 6
High-level output voltage VOH 2.4 V Ta = -40 to 125 °C; VCC = 3.0 V; IOH = -4 mA 6
High-level output voltage VOH 3.7 V Ta = -40 to 125 °C; VCC = 4.5 V; IOH = -8 mA 6
Low-level output voltage VOL 0.1 V Ta = -40 to 125 °C; VCC = 2.0 V; IOL = 50 µA 6
Low-level output voltage VOL 0.55 V Ta = -40 to 125 °C; VCC = 3.0 V; IOL = 4 mA 6
Input leakage current IIN -2 2 µA Ta = -40 to 125 °C; VIN = 5.5 V or GND; VCC = 0 to 5.5 V 6
Quiescent supply current ICC 80 µA Ta = -40 to 125 °C; VIN = VCC or GND; VCC = 5.5 V 6
Supply voltage VCC 2 5.5 V 4
Input voltage VIN 0 5.5 V 4
Operating temperature Topr -40 125 °C 4
Input rise and fall times dt/dv 0 100 ns/V VCC = 3.3 ± 0.3 V 4
Input rise and fall times dt/dv 0 20 ns/V VCC = 5 ± 0.5 V 4
Supply voltage VCC -0.5 7 V 4
Input voltage VIN -0.5 7 V 4
Input diode current IIK -20 20 mA 4
Output diode current IOK -20 20 mA 4
Output current IOUT -25 25 mA 4
VCC/ground current ICC -50 50 mA 4
Power dissipation PD 180 mW Ta = -40 to 85 °C; derate -3.25 mW/°C from Ta = 85 to 125 °C until 50 mW 4
Storage temperature Tstg -65 150 °C 4
Minimum pulse width (CK) tw(L),tw(H) 5 ns Ta = 25 °C; VCC = 5.0 ± 0.5 V; tr = tf = 3 ns 7
Minimum pulse width (CLR) tw(L) 5 ns Ta = 25 °C; VCC = 5.0 ± 0.5 V; tr = tf = 3 ns 7
Minimum setup time tSth 4.5 ns Ta = 25 °C; VCC = 5.0 ± 0.5 V; tr = tf = 3 ns 7
Minimum hold time tSth 0.5 ns Ta = 25 °C; VCC = 5.0 ± 0.5 V; tr = tf = 3 ns 7
Minimum removal time (CLR) trem 2.5 ns Ta = 25 °C; VCC = 5.0 ± 0.5 V; tr = tf = 3 ns 7

CAD (KiCad official)

  • Symbol: 74VHC174FT
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: 74vhc174ft-etched.step / 74vhc174ft-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74vhc174ft.step / 74vhc174ft.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TOSHIBA datasheet (11 pp, sha256 0d907a53bbf8ed3c, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF