component

74VHC123AFT

Public Made by Adom

by adom

TOSHIBA Monostable Multivibrators, TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic ics74vhc123aftfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers 74vhc123aft: viewers · Ray 2d ago
74vhc123aft-etched.glb Publish 0.1.0 · Ray 2d ago
74vhc123aft-etched.step 74vhc123aft: factory component page (tier=mfr) · Ray 2d ago
74vhc123aft-hero.glb 74vhc123aft: hero GLB from the etched model (keeps the MPN mark) · Ray 2d ago
74vhc123aft-hero.overlay.json Publish 0.1.0 · Ray 2d ago
74vhc123aft.glb Publish 0.1.0 · Ray 2d ago
74vhc123aft.kicad_mod Publish 0.1.0 · Ray 2d ago
74vhc123aft.kicad_sym Publish 0.1.0 · Ray 2d ago
74vhc123aft.lbr Publish 0.1.0 · Ray 2d ago
74vhc123aft.step Publish 0.1.0 · Ray 2d ago
package.json Publish 0.1.0 · Ray 2d ago
page.json Set visibility: public · Ray 2d ago
README.md Publish 0.1.0 · Ray 2d ago

74VHC123AFT

TOSHIBA · Monostable Multivibrators · TSSOP-16

74VHC123AFT from TOSHIBA, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Trigger input of circuit 1, active on negative edge (Schmitt trigger input, 0 to 5.5 V tolerant).
2 1B input Trigger input of circuit 1, active on positive edge (Schmitt trigger input, 0 to 5.5 V tolerant).
3 1CLR input Active-low clear input of circuit 1; low level breaks the monostable state and a positive edge can also trigger.
4 1Q̅ output Inverted output of circuit 1, low during the monostable pulse.
5 2Q output Non-inverted output of circuit 2, high during the monostable pulse.
6 2Cx passive External capacitor connection of circuit 2 (CX has no limit).
7 2Rx/Cx passive External resistor/capacitor node of circuit 2; RX must be 5 kΩ or more at VCC = 2.0 V and 1 kΩ or more at VCC ≥ 3.0 V.
8 GND power_in Ground (0 V) supply pin.
9 2A input Trigger input of circuit 2, active on negative edge (Schmitt trigger input, 0 to 5.5 V tolerant).
10 2B input Trigger input of circuit 2, active on positive edge (Schmitt trigger input, 0 to 5.5 V tolerant).
11 2CLR input Active-low clear input of circuit 2; low level breaks the monostable state and a positive edge can also trigger.
12 2Q̅ output Inverted output of circuit 2, low during the monostable pulse.
13 1Q output Non-inverted output of circuit 1, high during the monostable pulse.
14 1Cx passive External capacitor connection of circuit 1 (CX has no limit).
15 1Rx/Cx passive External resistor/capacitor node of circuit 1; RX must be 5 kΩ or more at VCC = 2.0 V and 1 kΩ or more at VCC ≥ 3.0 V.
16 VCC power_in Supply voltage pin, operating range 2.0 V to 5.5 V.

Key specifications

Parameter Value
Manufacturer TOSHIBA
Package TSSOP-16
Category Logic ICs
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC -0.5 7 V 8
Input voltage VIN -0.5 7 V 8
Output voltage VOUT -0.5 5.5 V -0.5 to VCC + 0.5 (printed as VCC + 0.5) 8
Input diode current IIK -20 mA 8
Output diode current IOK -20 20 mA 8
Output current IOUT -25 25 mA 8
VCC/ground current ICC -50 50 mA 8
Power dissipation PD 180 mW Ta = -40 to 85 °C; derate -3.25 mW/°C from 85 to 125 °C until 50 mW 8
Storage temperature Tstg -65 150 °C 8
Supply voltage VCC 2 5.5 V 8
Input voltage VIN 0 5.5 V 8
Output voltage VOUT 0 V 0 to VCC 8
Operating temperature Topr -40 125 °C 8
Input rise and fall times dt/dv 0 100 ns/V VCC = 3.3 ± 0.3 V 8
Input rise and fall times dt/dv 0 20 ns/V VCC = 5 ± 0.5 V 8
External resistor RX 5 kΩ VCC = 2.0 V 8
External resistor RX 1 kΩ VCC ≥ 3.0 V 8
High-level input voltage VIH 1.5 V Ta = 25 °C, VCC = 2.0 V 9
Low-level input voltage VIL 0.5 V Ta = 25 °C, VCC = 2.0 V 9
High-level output voltage VOH 1.9 2 V Ta = 25 °C, VIN = VIH or VIL, IOH = -50 µA, VCC = 2.0 V 9
High-level output voltage VOH 2.58 V Ta = 25 °C, VIN = VIH or VIL, IOH = -4 mA, VCC = 3.0 V 9
High-level output voltage VOH 3.94 V Ta = 25 °C, VIN = VIH or VIL, IOH = -8 mA, VCC = 4.5 V 9
Low-level output voltage VOL 0 0.1 V Ta = 25 °C, VIN = VIH or VIL, IOL = 50 µA 9
Low-level output voltage VOL 0.36 V Ta = 25 °C, VIN = VIH or VIL, IOL = 4 mA (3.0 V) / 8 mA (4.5 V) 9
Quiescent supply current ICC 4 µA Ta = 25 °C, VIN = VCC or GND, VCC = 5.5 V 9
Active-state supply current (per circuit) ICC(opr) 560 750 µA Ta = 25 °C, RX/CX = 0.5 VCC, VCC = 5.5 V 9
Quiescent supply current ICC 40 µA Ta = -40 to 85 °C, VIN = VCC or GND, VCC = 5.5 V 9
Active-state supply current (per circuit) ICC(opr) 975 µA Ta = -40 to 85 °C, RX/CX = 0.5 VCC, VCC = 5.5 V 9
Quiescent supply current ICC 80 µA Ta = -40 to 125 °C, VIN = VCC or GND, VCC = 5.5 V 10
Active-state supply current (per circuit) ICC(opr) 975 µA Ta = -40 to 125 °C, RX/CX = 0.5 VCC, VCC = 5.5 V 10
Minimum pulse width tw(L),tw(H) 5 ns Ta = 25 °C, VCC = 3.3 ± 0.3 V (limit) 10
Minimum retrigger time trr 60 ns Ta = 25 °C, RX = 1 kΩ, CX = 100 pF, VCC = 3.3 ± 0.3 V 10
Output pulse width twOUT 90 100 110 µs Ta = 25 °C, CX = 0.01 µF, RX = 10 kΩ, VCC = 5.0 ± 0.5 V 11
Power dissipation capacitance CPD 73 pF Ta = 25 °C 11

CAD (KiCad official)

  • Symbol: 74VHC123AFT
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: 74vhc123aft-etched.step / 74vhc123aft-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74vhc123aft.step / 74vhc123aft.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TOSHIBA datasheet (16 pp, sha256 8e5a17e359fc77da, retrieved 2026-11-02, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF