component

74VHC08MX

Public Made by Adom

by adom

onsemi Gates, SOIC-14. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.

componentlogic74vhc08mx
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs 74vhc08mx: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
viewers 74vhc08mx: viewers · Ray 2mo ago
74vhc08mx-etched.fit.json 74vhc08mx: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
74vhc08mx-etched.glb 74vhc08mx: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC body w… · Ray 15d ago
74vhc08mx-etched.step 74vhc08mx: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC body w… · Ray 15d ago
74vhc08mx.glb Publish 0.1.0 · Ray 2mo ago
74vhc08mx.kicad_mod Publish 0.1.0 · Ray 2mo ago
74vhc08mx.kicad_sym Publish 0.1.0 · Ray 2mo ago
74vhc08mx.lbr Publish 0.1.0 · Ray 2mo ago
74vhc08mx.step Publish 0.1.0 · Ray 2mo ago
package.json Publish 0.2.0 · Ray 2mo ago
page.json 74vhc08mx: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC body w… · Ray 15d ago
README.md 74vhc08mx: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 1mo ago

74VHC08MX

onsemi · Gates · SOIC-14

74VHC08MX from onsemi, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A0 input Gate 0 input A. CMOS logic input, 0-7V tolerant regardless of VCC. Must be held HIGH or LOW; may not float.
2 B0 input Gate 0 input B. CMOS logic input, 0-7V tolerant regardless of VCC. Must be held HIGH or LOW; may not float.
3 O0 output Gate 0 output = A0 AND B0. CMOS push-pull output; VOH ~ VCC-0.1V at IOH=-50uA, VOL ~ 0.1V; drives +/-8 mA at VCC=4.5V.
4 A1 input Gate 1 input A. CMOS logic input, 0-7V tolerant regardless of VCC. Must be held HIGH or LOW; may not float.
5 B1 input Gate 1 input B. CMOS logic input, 0-7V tolerant regardless of VCC. Must be held HIGH or LOW; may not float.
6 O1 output Gate 1 output = A1 AND B1. CMOS push-pull output; drives +/-8 mA at VCC=4.5V.
7 GND power_in Ground reference (0 V). Common return for VCC.
8 O3 output Gate 3 output = A3 AND B3. CMOS push-pull output; drives +/-8 mA at VCC=4.5V.
9 B3 input Gate 3 input B. CMOS logic input, 0-7V tolerant regardless of VCC. Must be held HIGH or LOW; may not float.
10 A3 input Gate 3 input A. CMOS logic input, 0-7V tolerant regardless of VCC. Must be held HIGH or LOW; may not float.
11 O2 output Gate 2 output = A2 AND B2. CMOS push-pull output; drives +/-8 mA at VCC=4.5V.
12 B2 input Gate 2 input B. CMOS logic input, 0-7V tolerant regardless of VCC. Must be held HIGH or LOW; may not float.
13 A2 input Gate 2 input A. CMOS logic input, 0-7V tolerant regardless of VCC. Must be held HIGH or LOW; may not float.
14 VCC power_in Positive supply, 2.0 V to 5.5 V recommended (7.0 V absolute max). Bypass locally with 0.1 uF to GND.

Key specifications

Parameter Value
Manufacturer onsemi
Package SOIC-14
Category Logic
Pins 14

Ordering variants

  • 74VHC08MXM
  • 74VHC08MX_NL
  • 74VHC08MX
  • 74VHC08MXSJ
  • 74VHC08MXMTC
  • 74VHC08MXMTCX_NL
  • 74VHC08MXN

CAD (KiCad official)

  • Symbol: 74VHC08MX
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: 74vhc08mx-etched.step / 74vhc08mx-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74vhc08mx.step / 74vhc08mx.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
74vhc08mx.step 195 KB You want the bare part, or you mark your own boards.
74vhc08mx-etched.step 2.0 MB You want the part with 74VHC08MX already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 521 faces against 237 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (7 pp, sha256 d7451236718b4823, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF