component

74VHC08FT

Public Made by Adom

by adom

TOSHIBA Logic Gates, TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic74vhc08ftfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5h ago
viewers 74vhc08ft: viewers · Ray 5h ago
74vhc08ft-etched.glb Publish 0.1.0 · Ray 5h ago
74vhc08ft-etched.step 74vhc08ft: factory component page (tier=mfr) · Ray 5h ago
74vhc08ft-hero.glb 74vhc08ft: hero GLB from the etched model (keeps the MPN mark) · Ray 5h ago
74vhc08ft-hero.overlay.json Publish 0.1.0 · Ray 5h ago
74vhc08ft.glb Publish 0.1.0 · Ray 5h ago
74vhc08ft.kicad_mod Publish 0.1.0 · Ray 5h ago
74vhc08ft.kicad_sym Publish 0.1.0 · Ray 5h ago
74vhc08ft.lbr Publish 0.1.0 · Ray 5h ago
74vhc08ft.step Publish 0.1.0 · Ray 5h ago
package.json Publish 0.1.0 · Ray 5h ago
page.json Set visibility: public · Ray 5h ago
README.md Publish 0.1.0 · Ray 5h ago

74VHC08FT

TOSHIBA · Logic Gates · TSSOP-14

74VHC08FT from TOSHIBA, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Gate 1 input A; accepts 0 to 5.5 V regardless of supply voltage, and must be tied to VCC or GND if unused.
2 1B input Gate 1 input B; accepts 0 to 5.5 V regardless of supply voltage, and must be tied to VCC or GND if unused.
3 1Y output Gate 1 AND output, Y = A AND B, with output voltage range 0 to VCC.
4 2A input Gate 2 input A; accepts 0 to 5.5 V regardless of supply voltage, and must be tied to VCC or GND if unused.
5 2B input Gate 2 input B; accepts 0 to 5.5 V regardless of supply voltage, and must be tied to VCC or GND if unused.
6 2Y output Gate 2 AND output, Y = A AND B, with output voltage range 0 to VCC.
7 GND power_in Ground pin (0 V reference).
8 3Y output Gate 3 AND output, Y = A AND B, with output voltage range 0 to VCC.
9 3A input Gate 3 input A; accepts 0 to 5.5 V regardless of supply voltage, and must be tied to VCC or GND if unused.
10 3B input Gate 3 input B; accepts 0 to 5.5 V regardless of supply voltage, and must be tied to VCC or GND if unused.
11 4Y output Gate 4 AND output, Y = A AND B, with output voltage range 0 to VCC.
12 4A input Gate 4 input A; accepts 0 to 5.5 V regardless of supply voltage, and must be tied to VCC or GND if unused.
13 4B input Gate 4 input B; accepts 0 to 5.5 V regardless of supply voltage, and must be tied to VCC or GND if unused.
14 VCC power_in Positive supply pin; operating range 2.0 V to 5.5 V, absolute maximum -0.5 to 7.0 V.

Key specifications

Parameter Value
Manufacturer TOSHIBA
Package TSSOP-14
Category Logic
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage (operating) VCC 2 5.5 V 3
Input voltage (operating) VIN 0 5.5 V 3
Output voltage (operating) VOUT 0 V 0 to VCC 3
Operating temperature Topr -40 125 °C 3
Input rise and fall time dt/dv 0 100 ns/V VCC = 3.3 ± 0.3 V 3
Input rise and fall time dt/dv 0 20 ns/V VCC = 5.0 ± 0.5 V 3
Supply voltage (abs max) VCC -0.5 7 V 3
Input voltage (abs max) VIN -0.5 7 V 3
Output voltage (abs max) VOUT -0.5 V -0.5 to VCC + 0.5 3
Input diode current IIK -20 mA 3
Output diode current IOK -20 20 mA ±20 3
Output current IOUT -25 25 mA ±25 3
VCC/ground current ICC -50 50 mA ±50 3
Power dissipation PD 180 mW Ta = -40 to 85 °C; derate -3.25 mW/°C from 85 to 125 °C until 50 mW 3
Storage temperature Tstg -65 150 °C 3
High-level input voltage VIH 1.5 V Ta = 25 °C, VCC = 2.0 V 4
Low-level input voltage VIL 0.5 V Ta = 25 °C, VCC = 2.0 V 4
High-level output voltage VOH 4.4 4.5 V Ta = 25 °C, VCC = 4.5 V, VIN = VIH or VIL, IOH = -50 µA 4
High-level output voltage VOH 2.58 V Ta = 25 °C, VCC = 3.0 V, VIN = VIH or VIL, IOH = -4 mA 4
High-level output voltage VOH 3.94 V Ta = 25 °C, VCC = 4.5 V, VIN = VIH or VIL, IOH = -8 mA 4
Low-level output voltage VOL 0 0.1 V Ta = 25 °C, VCC = 4.5 V, VIN = VIH or VIL, IOL = 50 µA 4
Low-level output voltage VOL 0.36 V Ta = 25 °C, VCC = 3.0 V, VIN = VIH or VIL, IOL = 4 mA 4
Input leakage current IIN -0.1 0.1 µA Ta = 25 °C, VCC = 0 to 5.5 V, VIN = 5.5 V or GND 4
Quiescent supply current ICC 2 µA Ta = 25 °C, VCC = 5.5 V, VIN = VCC or GND 4
High-level output voltage VOH 4.4 V Ta = -40 to 85 °C, VCC = 4.5 V, VIN = VIH or VIL, IOH = -50 µA 4
High-level output voltage VOH 2.48 V Ta = -40 to 85 °C, VCC = 3.0 V, VIN = VIH or VIL, IOH = -4 mA 4
High-level output voltage VOH 3.8 V Ta = -40 to 85 °C, VCC = 4.5 V, VIN = VIH or VIL, IOH = -8 mA 4
Low-level output voltage VOL 0.1 V Ta = -40 to 85 °C, VCC = 4.5 V, VIN = VIH or VIL, IOL = 50 µA 4
Low-level output voltage VOL 0.44 V Ta = -40 to 85 °C, VCC = 3.0 V, VIN = VIH or VIL, IOL = 4 mA 4
Input leakage current IIN -1 1 µA Ta = -40 to 85 °C, VCC = 0 to 5.5 V, VIN = 5.5 V or GND 4
Quiescent supply current ICC 20 µA Ta = -40 to 85 °C, VCC = 5.5 V, VIN = VCC or GND 4
High-level input voltage VIH 1.5 V Ta = -40 to 125 °C, VCC = 2.0 V 5
Low-level input voltage VIL 0.5 V Ta = -40 to 125 °C, VCC = 2.0 V 5
High-level output voltage VOH 4.4 V Ta = -40 to 125 °C, VCC = 4.5 V, VIN = VIH or VIL, IOH = -50 µA 5
High-level output voltage VOH 2.4 V Ta = -40 to 125 °C, VCC = 3.0 V, VIN = VIH or VIL, IOH = -4 mA 5
High-level output voltage VOH 3.7 V Ta = -40 to 125 °C, VCC = 4.5 V, VIN = VIH or VIL, IOH = -8 mA 5
Low-level output voltage VOL 0.1 V Ta = -40 to 125 °C, VCC = 4.5 V, VIN = VIH or VIL, IOL = 50 µA 5
Low-level output voltage VOL 0.55 V Ta = -40 to 125 °C, VCC = 3.0 V, VIN = VIH or VIL, IOL = 4 mA 5
Input leakage current IIN -2 2 µA Ta = -40 to 125 °C, VCC = 0 to 5.5 V, VIN = 5.5 V or GND 5
Quiescent supply current ICC 40 µA Ta = -40 to 125 °C, VCC = 5.5 V, VIN = VCC or GND 5
Propagation delay time tPLH,tPHL 6.2 8.8 ns Ta = 25 °C, VCC = 3.3 ± 0.3 V, CL = 15 pF 5
Propagation delay time tPLH,tPHL 8.7 12.3 ns Ta = 25 °C, VCC = 3.3 ± 0.3 V, CL = 50 pF 5
Propagation delay time tPLH,tPHL 4.3 5.9 ns Ta = 25 °C, VCC = 5.0 ± 0.5 V, CL = 15 pF 5
Propagation delay time tPLH,tPHL 5.84 7.9 ns Ta = 25 °C, VCC = 5.0 ± 0.5 V, CL = 50 pF 5
Input capacitance CIN 10 pF Ta = 25 °C 5
Propagation delay time tPLH,tPHL 1 10.5 ns Ta = -40 to 85 °C, VCC = 3.3 ± 0.3 V, CL = 15 pF 5
Propagation delay time tPLH,tPHL 1 14 ns Ta = -40 to 85 °C, VCC = 3.3 ± 0.3 V, CL = 50 pF 5
Propagation delay time tPLH,tPHL 1 7 ns Ta = -40 to 85 °C, VCC = 5.0 ± 0.5 V, CL = 15 pF 5
Propagation delay time tPLH,tPHL 1 9 ns Ta = -40 to 85 °C, VCC = 5.0 ± 0.5 V, CL = 50 pF 5
Propagation delay time tPLH,tPHL 1 12 ns Ta = -40 to 125 °C, VCC = 3.3 ± 0.3 V, CL = 15 pF 5
Propagation delay time tPLH,tPHL 1 15.5 ns Ta = -40 to 125 °C, VCC = 3.3 ± 0.3 V, CL = 50 pF 5
Propagation delay time tPLH,tPHL 1 8 ns Ta = -40 to 125 °C, VCC = 5.0 ± 0.5 V, CL = 15 pF 5
Propagation delay time tPLH,tPHL 1 10 ns Ta = -40 to 125 °C, VCC = 5.0 ± 0.5 V, CL = 50 pF 5

CAD (KiCad official)

  • Symbol: 74VHC08FT
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: 74vhc08ft-etched.step / 74vhc08ft-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74vhc08ft.step / 74vhc08ft.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TOSHIBA datasheet (7 pp, sha256 ee535a962821cb34, retrieved 2026-10-27, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF