component
74VHC02FT
Public Made by Adomby adom
TOSHIBA Logic Gates, TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdown74VHC02FT
TOSHIBA · Logic Gates · TSSOP-14
74VHC02FT from TOSHIBA, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1Y | output | Output of NOR gate 1. |
| 2 | 1A | input | Input A of NOR gate 1; accepts 0 to 5.5 V regardless of supply voltage and must be tied to VCC or GND if unused. |
| 3 | 1B | input | Input B of NOR gate 1; accepts 0 to 5.5 V regardless of supply voltage and must be tied to VCC or GND if unused. |
| 4 | 2Y | output | Output of NOR gate 2. |
| 5 | 2A | input | Input A of NOR gate 2; accepts 0 to 5.5 V regardless of supply voltage and must be tied to VCC or GND if unused. |
| 6 | 2B | input | Input B of NOR gate 2; accepts 0 to 5.5 V regardless of supply voltage and must be tied to VCC or GND if unused. |
| 7 | GND | power_in | Ground reference (0 V). |
| 8 | 3A | input | Input A of NOR gate 3; accepts 0 to 5.5 V regardless of supply voltage and must be tied to VCC or GND if unused. |
| 9 | 3B | input | Input B of NOR gate 3; accepts 0 to 5.5 V regardless of supply voltage and must be tied to VCC or GND if unused. |
| 10 | 3Y | output | Output of NOR gate 3. |
| 11 | 4A | input | Input A of NOR gate 4; accepts 0 to 5.5 V regardless of supply voltage and must be tied to VCC or GND if unused. |
| 12 | 4B | input | Input B of NOR gate 4; accepts 0 to 5.5 V regardless of supply voltage and must be tied to VCC or GND if unused. |
| 13 | 4Y | output | Output of NOR gate 4. |
| 14 | VCC | power_in | Positive supply voltage, operating range 2.0 to 5.5 V (absolute maximum -0.5 to 7.0 V). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | TOSHIBA |
| Package | TSSOP-14 |
| Category | Logic |
| Pins | 14 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage | VCC | -0.5 | 7 | V | 3 | ||
| Input voltage | VIN | -0.5 | 7 | V | 3 | ||
| Output voltage | VOUT | -0.5 | V | 3 | |||
| Input diode current | IIK | -20 | mA | 3 | |||
| Output diode current | IOK | -20 | 20 | mA | 3 | ||
| Output current | IOUT | -25 | 25 | mA | 3 | ||
| VCC/ground current | ICC | -50 | 50 | mA | 3 | ||
| Power dissipation | PD | 180 | mW | Ta = -40 to 85 °C; derate -3.25 mW/°C from 85 to 125 °C to 50 mW | 3 | ||
| Storage temperature | Tstg | -65 | 150 | °C | 3 | ||
| Supply voltage | VCC | 2 | 5.5 | V | 3 | ||
| Input voltage | VIN | 0 | 5.5 | V | 3 | ||
| Output voltage | VOUT | 0 | V | 3 | |||
| Operating temperature | Topr | -40 | 125 | °C | 3 | ||
| Input rise and fall times | dt/dv | 0 | 100 | ns/V | VCC = 3.3 ±0.3 V | 3 | |
| Input rise and fall times | dt/dv | 0 | 20 | ns/V | VCC = 5 ±0.5 V | 3 | |
| High-level input voltage | VIH | 1.5 | V | Ta = 25 °C; VCC = 2.0 V; VIN = VIL | 4 | ||
| Low-level input voltage | VIL | 0.5 | V | Ta = 25 °C; VCC = 2.0 V; VIN = VIH or VIL | 4 | ||
| High-level output voltage | VOH | 1.9 | V | Ta = 25 °C; VCC = 2.0 V; IOH = -50 µA | 4 | ||
| High-level output voltage | VOH | 2.9 | V | Ta = 25 °C; VCC = 3.0 V; IOH = -50 µA | 4 | ||
| High-level output voltage | VOH | 4.4 | V | Ta = 25 °C; VCC = 4.5 V; IOH = -50 µA | 4 | ||
| High-level output voltage | VOH | 2.58 | V | Ta = 25 °C; VCC = 3.0 V; IOH = -4 mA | 4 | ||
| High-level output voltage | VOH | 3.94 | V | Ta = 25 °C; VCC = 4.5 V; IOH = -8 mA | 4 | ||
| Low-level output voltage | VOL | 0.1 | V | Ta = 25 °C; VCC = 2.0 V; IOL = 50 µA | 4 | ||
| Low-level output voltage | VOL | 0.36 | V | Ta = 25 °C; VCC = 3.0 V; IOL = 4 mA | 4 | ||
| Input leakage current | IIN | -0.1 | 0.1 | µA | Ta = 25 °C; VCC = 0 to 5.5 V; VIN = 5.5 V or GND | 4 | |
| Quiescent supply current | ICC | 2 | µA | Ta = 25 °C; VCC = 5.5 V; VIN = VCC or GND | 4 | ||
| High-level input voltage | VIH | 1.5 | V | Ta = -40 to 125 °C; VCC = 2.0 V; VIN = VIL | 5 | ||
| Low-level input voltage | VIL | 0.5 | V | Ta = -40 to 125 °C; VCC = 2.0 V; VIN = VIH or VIL | 5 | ||
| High-level output voltage | VOH | 1.9 | V | Ta = -40 to 125 °C; VCC = 2.0 V; IOH = -50 µA | 5 | ||
| High-level output voltage | VOH | 2.9 | V | Ta = -40 to 125 °C; VCC = 3.0 V; IOH = -50 µA | 5 | ||
| High-level output voltage | VOH | 4.4 | V | Ta = -40 to 125 °C; VCC = 4.5 V; IOH = -50 µA | 5 | ||
| High-level output voltage | VOH | 2.4 | V | Ta = -40 to 125 °C; VCC = 3.0 V; IOH = -4 mA | 5 | ||
| High-level output voltage | VOH | 3.7 | V | Ta = -40 to 125 °C; VCC = 4.5 V; IOH = -8 mA | 5 | ||
| Low-level output voltage | VOL | 0.1 | V | Ta = -40 to 125 °C; VCC = 2.0 V; IOL = 50 µA | 5 | ||
| Low-level output voltage | VOL | 0.55 | V | Ta = -40 to 125 °C; VCC = 3.0 V; IOL = 4 mA | 5 | ||
| Input leakage current | IIN | -2 | 2 | µA | Ta = -40 to 125 °C; VCC = 0 to 5.5 V; VIN = 5.5 V or GND | 5 | |
| Quiescent supply current | ICC | 40 | µA | Ta = -40 to 125 °C; VCC = 5.5 V; VIN = VCC or GND | 5 | ||
| Propagation delay time | tPLH,tPHL | 5.6 | 7.9 | ns | Ta = 25 °C; VCC = 3.3 ±0.3 V; CL = 15 pF; tr = tf = 3 ns | 5 | |
| Propagation delay time | tPLH,tPHL | 8.1 | 11.4 | ns | Ta = 25 °C; VCC = 3.3 ±0.3 V; CL = 50 pF; tr = tf = 3 ns | 5 | |
| Propagation delay time | tPLH,tPHL | 3.6 | 5.5 | ns | Ta = 25 °C; VCC = 5.0 ±0.5 V; CL = 15 pF; tr = tf = 3 ns | 5 | |
| Propagation delay time | tPLH,tPHL | 5.14 | 7.5 | ns | Ta = 25 °C; VCC = 5.0 ±0.5 V; CL = 50 pF; tr = tf = 3 ns | 5 | |
| Input capacitance | CIN | 10 | pF | Ta = 25 °C; tr = tf = 3 ns | 5 | ||
| Propagation delay time | tPLH,tPHL | 1 | 11 | ns | Ta = -40 to 125 °C; VCC = 3.3 ±0.3 V; CL = 15 pF; tr = tf = 3 ns | 5 | |
| Propagation delay time | tPLH,tPHL | 1 | 14.5 | ns | Ta = -40 to 125 °C; VCC = 3.3 ±0.3 V; CL = 50 pF; tr = tf = 3 ns | 5 | |
| Propagation delay time | tPLH,tPHL | 1 | 7.5 | ns | Ta = -40 to 125 °C; VCC = 5.0 ±0.5 V; CL = 15 pF; tr = tf = 3 ns | 5 | |
| Propagation delay time | tPLH,tPHL | 1 | 9.5 | ns | Ta = -40 to 125 °C; VCC = 5.0 ±0.5 V; CL = 50 pF; tr = tf = 3 ns | 5 | |
| Quiet output maximum dynamic VOL | VOLP | 0.3 | 0.8 | V | VCC = 5.0 V; CL = 50 pF; Ta = 25 °C; tr = tf = 3 ns | 6 | |
| Quiet output minimum dynamic VOL | VOLV | -0.8 | -0.3 | V | VCC = 5.0 V; CL = 50 pF; Ta = 25 °C; tr = tf = 3 ns | 6 | |
| Minimum high-level dynamic input voltage | VIHD | 3.5 | V | VCC = 5.0 V; CL = 50 pF; Ta = 25 °C; tr = tf = 3 ns | 6 | ||
| Maximum low-level dynamic input voltage | VILD | 1.5 | V | VCC = 5.0 V; CL = 50 pF; Ta = 25 °C; tr = tf = 3 ns | 6 |
CAD (KiCad official)
- Symbol:
74VHC02FT - Footprint:
Package_SO:TSSOP-14_4.4x5mm_P0.65mm - 3D model: TSSOP-14 (KiCad packages3D, STEP)
- 3D model files:
74vhc02ft-etched.step/74vhc02ft-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);74vhc02ft.step/74vhc02ft.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: TOSHIBA datasheet (7 pp, sha256
af75af533e32476b, retrieved 2026-10-18, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).