component

74LVX32MTC

Public Made by Adom

by adom

onsemi Logic ICs, TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic ics74lvx32mtcfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 8d ago
viewers 74lvx32mtc: viewers · Ray 8d ago
74lvx32mtc-etched.glb Publish 0.1.0 · Ray 8d ago
74lvx32mtc-etched.step 74lvx32mtc: factory component page (tier=mfr) · Ray 8d ago
74lvx32mtc-hero.glb 74lvx32mtc: hero GLB from the etched model (keeps the MPN mark) · Ray 8d ago
74lvx32mtc-hero.overlay.json Publish 0.1.0 · Ray 8d ago
74lvx32mtc.glb Publish 0.1.0 · Ray 8d ago
74lvx32mtc.kicad_mod Publish 0.1.0 · Ray 8d ago
74lvx32mtc.kicad_sym Publish 0.1.0 · Ray 8d ago
74lvx32mtc.lbr Publish 0.1.0 · Ray 8d ago
74lvx32mtc.step Publish 0.1.0 · Ray 8d ago
package.json Publish 0.1.0 · Ray 8d ago
page.json Set visibility: public · Ray 8d ago
README.md Publish 0.1.0 · Ray 8d ago

74LVX32MTC

onsemi · Logic ICs · TSSOP-14

74LVX32MTC from onsemi, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A0 input Gate 0 input A; inputs tolerate up to 7V, and unused inputs must be held HIGH or LOW.
2 B0 input Gate 0 input B; inputs tolerate up to 7V, and unused inputs must be held HIGH or LOW.
3 O0 output Gate 0 output, the OR of A0 and B0.
4 A1 input Gate 1 input A; inputs tolerate up to 7V, and unused inputs must be held HIGH or LOW.
5 B1 input Gate 1 input B; inputs tolerate up to 7V, and unused inputs must be held HIGH or LOW.
6 O1 output Gate 1 output, the OR of A1 and B1.
7 GND power_in Ground.
8 O3 output Gate 3 output, the OR of A3 and B3.
9 B3 input Gate 3 input B; inputs tolerate up to 7V, and unused inputs must be held HIGH or LOW.
10 A3 input Gate 3 input A; inputs tolerate up to 7V, and unused inputs must be held HIGH or LOW.
11 O2 output Gate 2 output, the OR of A2 and B2.
12 B2 input Gate 2 input B; inputs tolerate up to 7V, and unused inputs must be held HIGH or LOW.
13 A2 input Gate 2 input A; inputs tolerate up to 7V, and unused inputs must be held HIGH or LOW.
14 VCC power_in Supply voltage, recommended 2.0V to 3.6V (absolute maximum -0.5V to +7.0V).

Key specifications

Parameter Value
Manufacturer onsemi
Package TSSOP-14
Category Logic ICs
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage (recommended) VCC 2 3.6 V 3
Input Voltage (recommended) VI 0 5.5 V 3
Operating Temperature TA -40 85 °C 3
Input Rise and Fall Time Δt/ΔV 0 100 ns/V 3
Supply Voltage (absolute maximum) VCC -0.5 7 V 3
DC Input Diode Current IIK -20 mA VI = -0.5V 3
DC Input Voltage (absolute maximum) VI -0.5 7 V 3
DC Output Diode Current IOK -20 mA VO = -0.5V 3
DC Output Diode Current IOK 20 mA VO = VCC + 0.5V 3
DC Output Voltage (absolute maximum) VO -0.5 V upper limit VCC + 0.5V (not numeric) 3
DC Output Source or Sink Current IO -25 25 mA 3
DC VCC or Ground Current ICC or IGND -50 50 mA 3
Storage Temperature TSTG -65 150 °C 3
Power Dissipation P 180 mW 3
HIGH Level Input Voltage VIH 1.5 V VCC = 2.0 V; TA = +25°C 4
HIGH Level Input Voltage VIH 2 V VCC = 3.0 V; TA = +25°C 4
HIGH Level Input Voltage VIH 2.4 V VCC = 3.6 V; TA = +25°C 4
LOW Level Input Voltage VIL 0.5 V VCC = 2.0 V; TA = +25°C 4
LOW Level Input Voltage VIL 0.8 V VCC = 3.0 V; TA = +25°C 4
HIGH Level Output Voltage VOH 1.9 2 V VCC = 2.0 V; VIN = VIL or VIH, IOH = -50µA; TA = +25°C 4
HIGH Level Output Voltage VOH 1.9 V VCC = 2.0 V; VIN = VIL or VIH, IOH = -50µA; TA = -40°C to +85°C 4
HIGH Level Output Voltage VOH 2.9 3 V VCC = 3.0 V; VIN = VIL or VIH, IOH = -50µA; TA = +25°C 4
HIGH Level Output Voltage VOH 2.9 V VCC = 3.0 V; VIN = VIL or VIH, IOH = -50µA; TA = -40°C to +85°C 4
HIGH Level Output Voltage VOH 2.58 V VIN = VIL or VIH, IOH = -4mA; TA = +25°C 4
HIGH Level Output Voltage VOH 2.48 V VIN = VIL or VIH, IOH = -4mA; TA = -40°C to +85°C 4
LOW Level Output Voltage VOL 0 0.1 V VCC = 2.0 V; VIN = VIL or VIH, IOL = 50µA; TA = +25°C 4
LOW Level Output Voltage VOL 0.1 V VCC = 2.0 V; VIN = VIL or VIH, IOL = 50µA; TA = -40°C to +85°C 4
LOW Level Output Voltage VOL 0.36 V VIN = VIL or VIH, IOL = 4mA; TA = +25°C 4
LOW Level Output Voltage VOL 0.44 V VIN = VIL or VIH, IOL = 4mA; TA = -40°C to +85°C 4
Input Leakage Current IIN -0.1 0.1 µA VCC = 3.6 V; VIN = 5.5V or GND; TA = +25°C 4
Input Leakage Current IIN -1 1 µA VCC = 3.6 V; VIN = 5.5V or GND; TA = -40°C to +85°C 4
Quiescent Supply Current ICC 2 µA VCC = 3.6 V; VIN = VCC or GND; TA = +25°C 4
Quiescent Supply Current ICC 20 µA VCC = 3.6 V; VIN = VCC or GND; TA = -40°C to +85°C 4
Quiet Output Maximum Dynamic VOL VOLP 0.3 0.5 V VCC = 3.3 V; CL = 50 pF; TA = +25°C 4
Quiet Output Minimum Dynamic VOL VOLV -0.5 -0.3 V VCC = 3.3 V; CL = 50 pF; TA = +25°C 4
Minimum HIGH Level Dynamic Input Voltage VIHD 2 V VCC = 3.3 V; CL = 50 pF; TA = +25°C 4
Maximum LOW Level Dynamic Input Voltage VILD 0.8 V VCC = 3.3 V; CL = 50 pF; TA = +25°C 4
Propagation Delay Time tPLH, tPHL 5.8 10.7 ns VCC = 2.7 V; CL = 15 pF; TA = +25°C 5
Propagation Delay Time tPLH, tPHL 1 12.5 ns VCC = 2.7 V; CL = 15 pF; TA = -40°C to +85°C 5
Propagation Delay Time tPLH, tPHL 8.3 14.2 ns VCC = 2.7 V; CL = 50 pF; TA = +25°C 5
Propagation Delay Time tPLH, tPHL 1 16 ns VCC = 2.7 V; CL = 50 pF; TA = -40°C to +85°C 5
Propagation Delay Time tPLH, tPHL 4.4 6.6 ns VCC = 3.3 ± 0.3 V; CL = 15 pF; TA = +25°C 5
Propagation Delay Time tPLH, tPHL 1 7.5 ns VCC = 3.3 ± 0.3 V; CL = 15 pF; TA = -40°C to +85°C 5
Propagation Delay Time tPLH, tPHL 6.9 10.1 ns VCC = 3.3 ± 0.3 V; CL = 50 pF; TA = +25°C 5
Propagation Delay Time tPLH, tPHL 1 11.5 ns VCC = 3.3 ± 0.3 V; CL = 50 pF; TA = -40°C to +85°C 5
Output to Output Skew tOSLH, tOSHL 1.5 ns VCC = 2.7 V; CL = 50 pF; TA = +25°C 5
Input Capacitance CIN 4 10 pF TA = +25°C 5
Input Capacitance CIN 10 pF TA = -40°C to +85°C 5

CAD (KiCad official)

  • Symbol: 74LVX32MTC
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: 74lvx32mtc-etched.step / 74lvx32mtc-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74lvx32mtc.step / 74lvx32mtc.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (8 pp, sha256 6f5ddb56fab12390, retrieved 2026-10-21, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF