component

74LVCH244APW

Public Made by Adom

by adom

Nexperia Buffers, Drivers, Receivers, Transceivers, TSSOP-20. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic74lvch244apwfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

74LVCH244APW

Nexperia · Buffers, Drivers, Receivers, Transceivers · TSSOP-20

74LVCH244APW from Nexperia, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OE input Output enable input (active low); a HIGH level on 1OE puts outputs 1Y0 to 1Y3 into the high-impedance OFF-state.
2 1A0 input Data input 1A0; Schmitt-trigger input, overvoltage tolerant to 5.5 V, with bus hold on this data input in the 74LVCH244A variant.
3 2Y0 output Data output 2Y0; 3-state output that is high-impedance when 2OE is HIGH.
4 1A1 input Data input 1A1; Schmitt-trigger input, overvoltage tolerant to 5.5 V, with bus hold on this data input in the 74LVCH244A variant.
5 2Y1 output Data output 2Y1; 3-state output that is high-impedance when 2OE is HIGH.
6 1A2 input Data input 1A2; Schmitt-trigger input, overvoltage tolerant to 5.5 V, with bus hold on this data input in the 74LVCH244A variant.
7 2Y2 output Data output 2Y2; 3-state output that is high-impedance when 2OE is HIGH.
8 1A3 input Data input 1A3; Schmitt-trigger input, overvoltage tolerant to 5.5 V, with bus hold on this data input in the 74LVCH244A variant.
9 2Y3 output Data output 2Y3; 3-state output that is high-impedance when 2OE is HIGH.
10 GND power_in Ground (0 V).
11 2A3 input Data input 2A3; Schmitt-trigger input, overvoltage tolerant to 5.5 V, with bus hold on this data input in the 74LVCH244A variant.
12 1Y3 output Data output 1Y3; 3-state output that is high-impedance when 1OE is HIGH.
13 2A2 input Data input 2A2; Schmitt-trigger input, overvoltage tolerant to 5.5 V, with bus hold on this data input in the 74LVCH244A variant.
14 1Y2 output Data output 1Y2; 3-state output that is high-impedance when 1OE is HIGH.
15 2A1 input Data input 2A1; Schmitt-trigger input, overvoltage tolerant to 5.5 V, with bus hold on this data input in the 74LVCH244A variant.
16 1Y1 output Data output 1Y1; 3-state output that is high-impedance when 1OE is HIGH.
17 2A0 input Data input 2A0; Schmitt-trigger input, overvoltage tolerant to 5.5 V, with bus hold on this data input in the 74LVCH244A variant.
18 1Y0 output Data output 1Y0; 3-state output that is high-impedance when 1OE is HIGH.
19 2OE input Output enable input (active low); a HIGH level on 2OE puts outputs 2Y0 to 2Y3 into the high-impedance OFF-state.
20 VCC power_in Supply voltage; recommended range 1.65 V to 3.6 V, functional from 1.2 V.

Key specifications

Parameter Value
Manufacturer Nexperia
Package TSSOP-20
Category Logic
Pins 20

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
HIGH-level input voltage VIH 1.08 V VCC = 1.2 V 5
HIGH-level input voltage VIH 1.7 V VCC = 2.3 V to 2.7 V 5
HIGH-level input voltage VIH 2 V VCC = 2.7 V to 3.6 V 5
LOW-level input voltage VIL 0.12 V VCC = 1.2 V 5
LOW-level input voltage VIL 0.7 V VCC = 2.3 V to 2.7 V 5
LOW-level input voltage VIL 0.8 V VCC = 2.7 V to 3.6 V 5
HIGH-level output voltage VOH 1.05 V IO = -4 mA; VCC = 1.65 V 5
HIGH-level output voltage VOH 1.65 V IO = -8 mA; VCC = 2.3 V 5
HIGH-level output voltage VOH 2.05 V IO = -12 mA; VCC = 2.7 V 5
HIGH-level output voltage VOH 2.25 V IO = -18 mA; VCC = 3.0 V 5
HIGH-level output voltage VOH 2 V IO = -24 mA; VCC = 3.0 V 5
LOW-level output voltage VOL 0.3 V IO = 100 μA; VCC = 1.65 V to 3.6 V 5
LOW-level output voltage VOL 0.65 V IO = 4 mA; VCC = 1.65 V 5
LOW-level output voltage VOL 0.8 V IO = 8 mA; VCC = 2.3 V 5
LOW-level output voltage VOL 0.6 V IO = 12 mA; VCC = 2.7 V 5
input leakage current II -20 20 μA VI = 5.5 V or GND; VCC = 3.6 V 6
OFF-state output current IOZ -20 20 μA VI = VIH or VIL; VO = 5.5 V or GND; VCC = 3.6 V 6
power-off leakage current IOFF -20 20 μA VI or VO = 5.5 V; VCC = 0.0 V 6
supply current ICC 40 μA VI = VCC or GND; IO = 0 A; VCC = 3.6 V 6
additional supply current ΔICC 5000 μA per input pin; VI = VCC - 0.6 V; IO = 0 A; VCC = 2.7 V to 3.6 V 6
bus hold LOW current IBHL 10 μA VCC = 1.65 V; VI = 0.58 V 6
bus hold LOW current IBHL 25 μA VCC = 2.3 V; VI = 0.7 V 6
bus hold LOW current IBHL 60 μA VCC = 3.0 V; VI = 0.8 V 6
bus hold HIGH current IBHH -10 μA VCC = 1.65 V; VI = 1.07 V 6
bus hold HIGH current IBHH -25 μA VCC = 2.3 V; VI = 1.7 V 6
bus hold HIGH current IBHH -60 μA VCC = 3.0 V; VI = 2.0 V 6
propagation delay nAn to nYn tpd 1.5 15.8 ns nAn to nYn; see Fig. 4; VCC = 1.65 V to 1.95 V 7
propagation delay nAn to nYn tpd 1 8.2 ns nAn to nYn; see Fig. 4; VCC = 2.3 V to 2.7 V 7
propagation delay nAn to nYn tpd 1.5 9 ns nAn to nYn; see Fig. 4; VCC = 2.7 V 7
propagation delay nAn to nYn tpd 1.5 7.5 ns nAn to nYn; see Fig. 4; VCC = 3.0 V to 3.6 V 7
enable time nOE to nYn ten 1.5 20 ns nOE to nYn; see Fig. 5; VCC = 1.65 V to 1.95 V 7
enable time nOE to nYn ten 1.5 11 ns nOE to nYn; see Fig. 5; VCC = 2.3 V to 2.7 V 7
enable time nOE to nYn ten 1 9.5 ns nOE to nYn; see Fig. 5; VCC = 3.0 V to 3.6 V 7
disable time nOE to nYn tdis 2.2 11.3 ns nOE to nYn; see Fig. 5; VCC = 1.65 V to 1.95 V 7
disable time nOE to nYn tdis 0.5 6.4 ns nOE to nYn; see Fig. 5; VCC = 2.3 V to 2.7 V 7
disable time nOE to nYn tdis 1.5 8.5 ns nOE to nYn; see Fig. 5; VCC = 2.7 V 7
disable time nOE to nYn tdis 1.5 7.5 ns nOE to nYn; see Fig. 5; VCC = 3.0 V to 3.6 V 7
output skew time tsk(o) 1.5 ns 7
supply voltage VCC 1.65 3.6 V 5
supply voltage (functional) VCC 1.2 3.6 V functional 5
input voltage VI 0 5.5 V 5
output voltage VO 0 V output HIGH or LOW 5
output voltage VO 0 5.5 V output 3-state 5
ambient temperature Tamb -40 125 °C in free air 5
input transition rise and fall rate Δt/ΔV 0 20 ns/V VCC = 1.2 V to 2.7 V 5
input transition rise and fall rate Δt/ΔV 0 10 ns/V VCC = 2.7 V to 3.6 V 5
supply voltage VCC -0.5 6.5 V 4
input clamping current IIK -50 mA VI < 0 V 4
input voltage VI -0.5 6.5 V 4
output voltage VO -0.5 V output HIGH or LOW 4
output voltage VO -0.5 6.5 V output 3-state 4
output clamping current IOK -50 50 mA VO > VCC or VO < 0 V 4
output current IO -50 50 mA VO = 0 V to VCC 4
supply current ICC 100 mA 4
ground current IGND -100 mA 4
storage temperature Tstg -65 150 °C 4
total power dissipation Ptot 500 mW Tamb = -40 °C to +125 °C; SOT360-1 (TSSOP20) 4

CAD (KiCad official)

  • Symbol: 74LVCH244APW
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: 74lvch244apw-etched.step / 74lvch244apw-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74lvch244apw.step / 74lvch244apw.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (16 pp, sha256 4195257c91082e34, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF