component

74LVC377PW

Public Made by Adom

by adom

Nexperia Flip Flops, TSSOP-20. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic74lvc377pwfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
74lvc377pw / README.md
History Download
Ray Publish 0.1.0 31a6ddb 5d ago

74LVC377PW

Nexperia · Flip Flops · TSSOP-20

74LVC377PW from Nexperia, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 E input Data enable input (active LOW); it must be stable one set-up time before the LOW-to-HIGH CP transition for predictable operation.
2 Q0 output Flip-flop output 0, which takes the state of D0 on the LOW-to-HIGH clock transition when E is LOW; the output can drive 50 Ω transmission lines at 125 °C.
3 D0 input Data input 0, which must meet set-up and hold times around the LOW-to-HIGH CP transition and is overvoltage tolerant to 5.5 V.
4 D1 input Data input 1, which must meet set-up and hold times around the LOW-to-HIGH CP transition and is overvoltage tolerant to 5.5 V.
5 Q1 output Flip-flop output 1, which takes the state of D1 on the LOW-to-HIGH clock transition when E is LOW; the output can drive 50 Ω transmission lines at 125 °C.
6 Q2 output Flip-flop output 2, which takes the state of D2 on the LOW-to-HIGH clock transition when E is LOW; the output can drive 50 Ω transmission lines at 125 °C.
7 D2 input Data input 2, which must meet set-up and hold times around the LOW-to-HIGH CP transition and is overvoltage tolerant to 5.5 V.
8 D3 input Data input 3, which must meet set-up and hold times around the LOW-to-HIGH CP transition and is overvoltage tolerant to 5.5 V.
9 Q3 output Flip-flop output 3, which takes the state of D3 on the LOW-to-HIGH clock transition when E is LOW; the output can drive 50 Ω transmission lines at 125 °C.
10 GND power_in Ground (0 V) reference for all voltages on the device.
11 CP input Clock input, edge-triggered on the LOW-to-HIGH transition.
12 Q4 output Flip-flop output 4, which takes the state of D4 on the LOW-to-HIGH clock transition when E is LOW; the output can drive 50 Ω transmission lines at 125 °C.
13 D4 input Data input 4, which must meet set-up and hold times around the LOW-to-HIGH CP transition and is overvoltage tolerant to 5.5 V.
14 D5 input Data input 5, which must meet set-up and hold times around the LOW-to-HIGH CP transition and is overvoltage tolerant to 5.5 V.
15 Q5 output Flip-flop output 5, which takes the state of D5 on the LOW-to-HIGH clock transition when E is LOW; the output can drive 50 Ω transmission lines at 125 °C.
16 Q6 output Flip-flop output 6, which takes the state of D6 on the LOW-to-HIGH clock transition when E is LOW; the output can drive 50 Ω transmission lines at 125 °C.
17 D6 input Data input 6, which must meet set-up and hold times around the LOW-to-HIGH CP transition and is overvoltage tolerant to 5.5 V.
18 D7 input Data input 7, which must meet set-up and hold times around the LOW-to-HIGH CP transition and is overvoltage tolerant to 5.5 V.
19 Q7 output Flip-flop output 7, which takes the state of D7 on the LOW-to-HIGH clock transition when E is LOW; the output can drive 50 Ω transmission lines at 125 °C.
20 VCC power_in Power supply; recommended range is 1.65 V to 3.6 V (functional down to 1.2 V), with an absolute maximum of 6.5 V.

Key specifications

Parameter Value
Manufacturer Nexperia
Package TSSOP-20
Category Logic
Pins 20

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
VCC supply voltage VCC -0.5 6.5 V 3
input voltage VI -0.5 5.5 V 3
output voltage VO -0.5 V 3
input clamping current IIK -50 mA VI < 0 V 3
output current IO -50 50 mA VO = 0 V to VCC 3
output clamping current IOK -50 50 mA VO > VCC or VO < 0 V 3
supply current ICC 100 mA 3
ground current IGND -100 mA 3
storage temperature Tstg -65 150 °C 3
total power dissipation Ptot 500 mW Tamb = -40 °C to +125 °C 3
supply voltage VCC 1.65 3.6 V 3
supply voltage functional VCC 1.2 V functional 3
input voltage VI 0 5.5 V 3
output voltage VO 0 V 3
ambient temperature in free air Tamb -40 125 °C 3
input transition rise and fall rate Δt/ΔV 0 20 ns/V VCC = 1.65 V to 2.7 V 3
input transition rise and fall rate Δt/ΔV 0 10 ns/V VCC = 2.7 V to 3.6 V 3
HIGH-level input voltage VIH 1.08 V VCC = 1.2 V 4
HIGH-level input voltage VIH 1.7 V VCC = 2.3 V to 2.7 V 4
HIGH-level input voltage VIH 2 V VCC = 2.7 V to 3.6 V 4
LOW-level input voltage VIL 0.12 V VCC = 1.2 V 4
LOW-level input voltage VIL 0.7 V VCC = 2.3 V to 2.7 V 4
LOW-level input voltage VIL 0.8 V VCC = 2.7 V to 3.6 V 4
HIGH-level output voltage VOH 1.05 V VI = VIH or VIL; IO = -4 mA; VCC = 1.65 V 4
HIGH-level output voltage VOH 1.65 V VI = VIH or VIL; IO = -8 mA; VCC = 2.3 V 4
HIGH-level output voltage VOH 2.05 V VI = VIH or VIL; IO = -12 mA; VCC = 2.7 V 4
HIGH-level output voltage VOH 2.25 V VI = VIH or VIL; IO = -18 mA; VCC = 3.0 V 4
HIGH-level output voltage VOH 2 V VI = VIH or VIL; IO = -24 mA; VCC = 3.0 V 4
LOW-level output voltage VOL 0.3 V VI = VIH or VIL; IO = 100 μA; VCC = 1.65 V to 3.6 V 4
LOW-level output voltage VOL 0.65 V VI = VIH or VIL; IO = 4 mA; VCC = 1.65 V 4
LOW-level output voltage VOL 0.8 V VI = VIH or VIL; IO = 8 mA; VCC = 2.3 V 4
LOW-level output voltage VOL 0.6 V VI = VIH or VIL; IO = 12 mA; VCC = 2.7 V 4
input leakage current II -20 0.1 20 μA VCC = 3.6 V; VI = 5.5 V or GND 4
supply current ICC 0.1 40 μA VCC = 3.6 V; VI = VCC or GND; IO = 0 A 4
additional supply current per input pin ΔICC 5 5000 μA per input pin; VCC = 2.7 V to 3.6 V; VI = VCC - 0.6 V; IO = 0 A 4
propagation delay CP to Qn tpd 2.5 7.4 15.5 ns VCC = 1.65 V to 1.95 V; see Fig. 3 5
propagation delay CP to Qn tpd 1.8 4.4 9.1 ns VCC = 2.3 V to 2.7 V; see Fig. 3 5
propagation delay CP to Qn tpd 1.5 4.3 10 ns VCC = 2.7 V; see Fig. 3 5
propagation delay CP to Qn tpd 1.5 4 9.5 ns VCC = 3.0 V to 3.6 V; see Fig. 3 5
pulse width clock HIGH or LOW tW 6 ns VCC = 1.65 V to 1.95 V; see Fig. 3 5
pulse width clock HIGH or LOW tW 5 ns VCC = 2.3 V to 2.7 V; see Fig. 3 5
pulse width clock HIGH or LOW tW 5 1.6 ns VCC = 2.7 V; see Fig. 3 5
pulse width clock HIGH or LOW tW 4 1 ns VCC = 3.0 V to 3.6 V; see Fig. 3 5
set-up time E to CP tsu 5.5 ns VCC = 1.65 V to 1.95 V; E to CP; see Fig. 4 5
set-up time E to CP tsu 4.5 ns VCC = 2.3 V to 2.7 V; E to CP; see Fig. 4 5
set-up time E to CP tsu 4 0.6 ns VCC = 2.7 V; E to CP; see Fig. 4 5
set-up time E to CP tsu 3 0.2 ns VCC = 3.0 V to 3.6 V; E to CP; see Fig. 4 5
set-up time Dn to CP tsu 5.5 ns VCC = 1.65 V to 1.95 V; Dn to CP; see Fig. 4 5
set-up time Dn to CP tsu 4.5 ns VCC = 2.3 V to 2.7 V; Dn to CP; see Fig. 4 5
set-up time Dn to CP tsu 3 1 ns VCC = 2.7 V; Dn to CP; see Fig. 4 5
set-up time Dn to CP tsu 2 0.7 ns VCC = 3.0 V to 3.6 V; Dn to CP; see Fig. 4 5
hold time Dn to CP th 1.5 ns VCC = 1.65 V to 1.95 V; Dn to CP; see Fig. 4 5
hold time Dn to CP th 0.5 ns VCC = 2.3 V to 2.7 V; Dn to CP; see Fig. 4 5
hold time Dn to CP th 0 -1.1 ns VCC = 2.7 V; Dn to CP; see Fig. 4 5
hold time Dn to CP th 0 -1 ns VCC = 3.0 V to 3.6 V; Dn to CP; see Fig. 4 5
maximum frequency fmax 64 MHz VCC = 1.65 V to 1.95 V; see Fig. 3 5
maximum frequency fmax 80 MHz VCC = 2.3 V to 2.7 V; see Fig. 3 5
maximum frequency fmax 120 MHz VCC = 2.7 V; see Fig. 3 5
maximum frequency fmax 120 330 MHz VCC = 3.0 V to 3.6 V; see Fig. 3 5

CAD (KiCad official)

  • Symbol: 74LVC377PW
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: 74lvc377pw-etched.step / 74lvc377pw-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74lvc377pw.step / 74lvc377pw.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (12 pp, sha256 b4927782b7ad3bee, retrieved 2026-10-18, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF