component

74LVC374APW

Public Made by Adom

by adom

Nexperia Flip Flops, TSSOP-20. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic74lvc374apwfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5d ago
viewers 74lvc374apw: viewers · Ray 5d ago
74lvc374apw-etched.glb Publish 0.1.0 · Ray 5d ago
74lvc374apw-etched.step 74lvc374apw: factory component page (tier=mfr) · Ray 5d ago
74lvc374apw-hero.glb 74lvc374apw: hero GLB from the etched model (keeps the MPN mark) · Ray 5d ago
74lvc374apw-hero.overlay.json Publish 0.1.0 · Ray 5d ago
74lvc374apw.glb Publish 0.1.0 · Ray 5d ago
74lvc374apw.kicad_mod Publish 0.1.0 · Ray 5d ago
74lvc374apw.kicad_sym Publish 0.1.0 · Ray 5d ago
74lvc374apw.lbr Publish 0.1.0 · Ray 5d ago
74lvc374apw.step Publish 0.1.0 · Ray 5d ago
package.json Publish 0.1.0 · Ray 5d ago
page.json Set visibility: public · Ray 5d ago
README.md Publish 0.1.0 · Ray 5d ago

74LVC374APW

Nexperia · Flip Flops · TSSOP-20

74LVC374APW from Nexperia, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OE input Active-LOW output enable input; a HIGH level puts Q0 to Q7 in the high-impedance OFF-state without changing the flip-flop contents.
2 Q0 tri_state 3-state flip-flop output 0, high-impedance when OE is HIGH.
3 D0 input Data input 0, which must meet the set-up and hold times relative to the LOW-to-HIGH CP transition.
4 D1 input Data input 1, which must meet the set-up and hold times relative to the LOW-to-HIGH CP transition.
5 Q1 tri_state 3-state flip-flop output 1, high-impedance when OE is HIGH.
6 Q2 tri_state 3-state flip-flop output 2, high-impedance when OE is HIGH.
7 D2 input Data input 2, which must meet the set-up and hold times relative to the LOW-to-HIGH CP transition.
8 D3 input Data input 3, which must meet the set-up and hold times relative to the LOW-to-HIGH CP transition.
9 Q3 tri_state 3-state flip-flop output 3, high-impedance when OE is HIGH.
10 GND power_in Ground (0 V) reference for all voltages.
11 CP input Clock input, edge-triggered on the LOW-to-HIGH transition.
12 Q4 tri_state 3-state flip-flop output 4, high-impedance when OE is HIGH.
13 D4 input Data input 4, which must meet the set-up and hold times relative to the LOW-to-HIGH CP transition.
14 D5 input Data input 5, which must meet the set-up and hold times relative to the LOW-to-HIGH CP transition.
15 Q5 tri_state 3-state flip-flop output 5, high-impedance when OE is HIGH.
16 Q6 tri_state 3-state flip-flop output 6, high-impedance when OE is HIGH.
17 D6 input Data input 6, which must meet the set-up and hold times relative to the LOW-to-HIGH CP transition.
18 D7 input Data input 7, which must meet the set-up and hold times relative to the LOW-to-HIGH CP transition.
19 Q7 tri_state 3-state flip-flop output 7, high-impedance when OE is HIGH.
20 VCC power_in Supply voltage, recommended operating range 1.65 V to 3.6 V (functional down to 1.2 V).

Key specifications

Parameter Value
Manufacturer Nexperia
Package TSSOP-20
Category Logic
Pins 20

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
supply voltage VCC -0.5 6.5 V 5
input clamping current IIK -50 mA VI < 0 V 5
input voltage VI -0.5 6.5 V 5
output clamping current IOK -50 50 mA VO > VCC or VO < 0 V 5
output voltage (output 3-state) VO -0.5 6.5 V output 3-state 5
output current IO -50 50 mA VO = 0 V to VCC 5
supply current ICC 100 mA 5
ground current IGND -100 mA 5
storage temperature Tstg -65 150 °C 5
total power dissipation Ptot 500 mW Tamb = -40 °C to +125 °C 5
supply voltage VCC 1.65 3.6 V 6
input voltage VI 0 5.5 V 6
output voltage (output 3-state) VO 0 5.5 V output 3-state 6
ambient temperature Tamb -40 125 °C in free air 6
input transition rise and fall rate Δt/ΔV 0 20 ns/V VCC = 1.65 V to 2.7 V 6
input transition rise and fall rate Δt/ΔV 0 10 ns/V VCC = 2.7 V to 3.6 V 6
HIGH-level input voltage VIH 1.08 V VCC = 1.2 V 6
HIGH-level input voltage VIH 1.7 V VCC = 2.3 V to 2.7 V 6
HIGH-level input voltage VIH 2 V VCC = 2.7 V to 3.6 V 6
LOW-level input voltage VIL 0.12 V VCC = 1.2 V 6
LOW-level input voltage VIL 0.7 V VCC = 2.3 V to 2.7 V 6
LOW-level input voltage VIL 0.8 V VCC = 2.7 V to 3.6 V 6
HIGH-level output voltage VOH 1.05 V IO = -4 mA; VCC = 1.65 V 6
HIGH-level output voltage VOH 1.65 V IO = -8 mA; VCC = 2.3 V 6
HIGH-level output voltage VOH 2.05 V IO = -12 mA; VCC = 2.7 V 6
HIGH-level output voltage VOH 2.25 V IO = -18 mA; VCC = 3.0 V 6
HIGH-level output voltage VOH 2 V IO = -24 mA; VCC = 3.0 V 6
LOW-level output voltage VOL 0.3 V IO = 100 μA; VCC = 1.65 V to 3.6 V 6
LOW-level output voltage VOL 0.65 V IO = 4 mA; VCC = 1.65 V 6
LOW-level output voltage VOL 0.8 V IO = 8 mA; VCC = 2.3 V 6
LOW-level output voltage VOL 0.6 V IO = 12 mA; VCC = 2.7 V 6
input leakage current II -20 20 μA VCC = 3.6 V; VI = 5.5 V or GND 6
OFF-state output current IOZ -20 20 μA VI = VIH or VIL; VCC = 3.6 V; VO = 5.5 V or GND 6
power-off leakage current IOFF -20 20 μA VCC = 0 V; VI or VO = 5.5 V 7
supply current ICC 40 μA VCC = 3.6 V; VI = VCC or GND; IO = 0 A 7
additional supply current ΔICC 5000 μA per input pin; VCC = 2.7 V to 3.6 V; VI = VCC - 0.6 V; IO = 0 A 7
propagation delay tpd 2.2 18.8 ns CP to Qn; VCC = 1.65 V to 1.95 V 7
propagation delay tpd 1.5 9.7 ns CP to Qn; VCC = 2.3 V to 2.7 V 7
propagation delay tpd 1.5 10 ns CP to Qn; VCC = 2.7 V 7
propagation delay tpd 1.5 9 ns CP to Qn; VCC = 3.0 V to 3.6 V 7
enable time ten 1.5 10.8 ns OE to Qn; VCC = 2.3 V to 2.7 V 7
enable time ten 1.5 11 ns OE to Qn; VCC = 2.7 V 7
enable time ten 1.5 9.5 ns OE to Qn; VCC = 3.0 V to 3.6 V 7
disable time tdis 1 6.7 ns OE to Qn; VCC = 2.3 V to 2.7 V 7
disable time tdis 1.5 9 ns OE to Qn; VCC = 2.7 V 7
disable time tdis 1.5 7.5 ns OE to Qn; VCC = 3.0 V to 3.6 V 7
pulse width tW 4 ns CP HIGH or LOW; VCC = 2.3 V to 2.7 V 7
pulse width tW 4.5 ns CP HIGH or LOW; VCC = 2.7 V 7
set-up time tsu 3 ns Dn to CP; VCC = 2.3 V to 2.7 V 7
set-up time tsu 2 ns Dn to CP; VCC = 2.7 V 7
hold time th 2 ns Dn to CP; VCC = 2.3 V to 2.7 V 8
hold time th 1.5 ns Dn to CP; VCC = 2.7 V 8
maximum frequency fmax 100 MHz VCC = 2.3 V to 2.7 V 8
maximum frequency fmax 120 MHz VCC = 2.7 V 8
output skew time tsk(o) 1.5 ns VCC = 3.0 V to 3.6 V; per flip-flop; VI = GND to VCC 8

CAD (KiCad official)

  • Symbol: 74LVC374APW
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: 74lvc374apw-etched.step / 74lvc374apw-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74lvc374apw.step / 74lvc374apw.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (16 pp, sha256 6665bcb5e5f9efc6, retrieved 2026-10-18, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF