component

74LVC32AD

Public Made by Adom

by adom

Nexperia Gates, SOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic ics74lvc32adfactory-2.0.0extractor-text

Verified 74LVC32AD

by Ray · last 31 Oct 2026 · 1 record · files match
SymbolFootprint3D modelPins

Verification log 1 record

31 Oct 2026RayPublished by the parts factory: tier mfr, 14 pinsfiles match
SymbolFootprint3D modelPinsfor all variants
  • ✓component-page-verify: PASS
  • ✓cad_props: Datasheet, MPN and distributor properties match page.json
  • ✓component: 74LVC32AD · SOP-14 · 14 pins
  • ✓copper: 14 copper pads, none touching another net
  • ✓datasheet: all 14 pin names found in the 14-page datasheet
  • •distributor (warn): no ['digikey'] number
  • ✓family: SOIC-14_3.9x8.7mm_P1.27mm
  • ✓files: 7 declared files present
  • ✓hero: docs/hero.png 4000x2500
  • ✓lbr: OK: /tmp/cpv-s1v6k3w6/x.lbr is a valid EAGLE .lbr with complete deviceset
  • ✓license: CC-BY-SA-4.0
  • ✓models_3d: 2 records
  • ✓package_fit: height and body within the datasheet's package drawing (datasheet p.8)
  • ✓pads: 14 pins = 14 pads
  • ✓pose: 2 STEP(s) Z-up, seated, centred
  • ✓symbol: 14 pins agree
  • ✓visibility: public, source open
Evidencedatasheet
Verified files✓ 74lvc32ad.kicad_sym✓ 74lvc32ad.kicad_mod✓ 74lvc32ad.step
Spot something wrong? Report it as an issue Propose a fix Records are signed by members of adom.
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
74lvc32ad / README.md
History Download
Ray Publish 0.1.0 fcf60a5 2h ago

74LVC32AD

Nexperia · Gates · SOP-14

74LVC32AD from Nexperia, in a SOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Data input A of gate 1; inputs tolerate up to 5.5 V.
2 1B input Data input B of gate 1; inputs tolerate up to 5.5 V.
3 1Y output Data output of gate 1 (OR of 1A and 1B).
4 2A input Data input A of gate 2; inputs tolerate up to 5.5 V.
5 2B input Data input B of gate 2; inputs tolerate up to 5.5 V.
6 2Y output Data output of gate 2 (OR of 2A and 2B).
7 GND power_in Ground (0 V).
8 3Y output Data output of gate 3 (OR of 3A and 3B).
9 3A input Data input A of gate 3; inputs tolerate up to 5.5 V.
10 3B input Data input B of gate 3; inputs tolerate up to 5.5 V.
11 4Y output Data output of gate 4 (OR of 4A and 4B).
12 4A input Data input A of gate 4; inputs tolerate up to 5.5 V.
13 4B input Data input B of gate 4; inputs tolerate up to 5.5 V.
14 VCC power_in Supply voltage, 1.65 V to 3.6 V recommended (functional down to 1.2 V).

Key specifications

Parameter Value
Manufacturer Nexperia
Package SOP-14
Category Logic ICs
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC -0.5 6.5 V 4
Input clamping current IIK -50 mA VI < 0 4
Input voltage VI -0.5 6.5 V 4
Output clamping current IOK -50 50 mA VO > VCC or VO < 0 4
Output voltage (min only) VO -0.5 V 4
Output current IO -50 50 mA VO = 0 V to VCC 4
Supply current ICC 100 mA 4
Ground current IGND -100 mA 4
Storage temperature Tstg -65 150 °C 4
Total power dissipation SO14 Ptot 500 mW Tamb = -40 °C to +125 °C; SOT108-1 (SO14) 4
Supply voltage VCC 1.65 3.6 V 4
Supply voltage (functional) VCC 1.2 V functional 4
Input voltage VI 0 5.5 V 4
Output voltage (min only) VO 0 V 4
Ambient temperature Tamb -40 125 °C 4
Input transition rise and fall rate Δt/ΔV 0 20 ns/V VCC = 1.65 V to 2.7 V 4
Input transition rise and fall rate Δt/ΔV 0 10 ns/V VCC = 2.7 V to 3.6 V 4
HIGH-level input voltage VIH 1.08 V VCC = 1.2 V 5
HIGH-level input voltage VIH 1.7 V VCC = 2.3 V to 2.7 V 5
HIGH-level input voltage VIH 2 V VCC = 2.7 V to 3.6 V 5
LOW-level input voltage VIL 0.12 V VCC = 1.2 V 5
LOW-level input voltage VIL 0.7 V VCC = 2.3 V to 2.7 V 5
LOW-level input voltage VIL 0.8 V VCC = 2.7 V to 3.6 V 5
HIGH-level output voltage VOH 1.2 V -40 °C to +85 °C; VI = VIH or VIL; IO = -4 mA; VCC = 1.65 V 5
HIGH-level output voltage VOH 1.8 V -40 °C to +85 °C; VI = VIH or VIL; IO = -8 mA; VCC = 2.3 V 5
HIGH-level output voltage VOH 2.2 V -40 °C to +85 °C; VI = VIH or VIL; IO = -12 mA; VCC = 2.7 V 5
HIGH-level output voltage VOH 2.4 V -40 °C to +85 °C; VI = VIH or VIL; IO = -18 mA; VCC = 3.0 V 5
HIGH-level output voltage VOH 1.05 V -40 °C to +125 °C; VI = VIH or VIL; IO = -4 mA; VCC = 1.65 V 5
HIGH-level output voltage VOH 1.65 V -40 °C to +125 °C; VI = VIH or VIL; IO = -8 mA; VCC = 2.3 V 5
HIGH-level output voltage VOH 2.05 V -40 °C to +125 °C; VI = VIH or VIL; IO = -12 mA; VCC = 2.7 V 5
HIGH-level output voltage VOH 2.25 V -40 °C to +125 °C; VI = VIH or VIL; IO = -18 mA; VCC = 3.0 V 5
HIGH-level output voltage VOH 2 V -40 °C to +125 °C; VI = VIH or VIL; IO = -24 mA; VCC = 3.0 V 5
LOW-level output voltage VOL 0.2 V -40 °C to +85 °C; VI = VIH or VIL; IO = 100 μA; VCC = 1.65 V to 3.6 V 5
LOW-level output voltage VOL 0.45 V -40 °C to +85 °C; VI = VIH or VIL; IO = 4 mA; VCC = 1.65 V 5
LOW-level output voltage VOL 0.6 V -40 °C to +85 °C; VI = VIH or VIL; IO = 8 mA; VCC = 2.3 V 5
LOW-level output voltage VOL 0.4 V -40 °C to +85 °C; VI = VIH or VIL; IO = 12 mA; VCC = 2.7 V 5
LOW-level output voltage VOL 0.55 V -40 °C to +85 °C; VI = VIH or VIL; IO = 24 mA; VCC = 3.0 V 5
LOW-level output voltage VOL 0.3 V -40 °C to +125 °C; VI = VIH or VIL; IO = 100 μA; VCC = 1.65 V to 3.6 V 5
LOW-level output voltage VOL 0.65 V -40 °C to +125 °C; VI = VIH or VIL; IO = 4 mA; VCC = 1.65 V 5
LOW-level output voltage VOL 0.8 V -40 °C to +125 °C; VI = VIH or VIL; IO = 8 mA; VCC = 2.3 V 5
Input leakage current II -5 0.1 5 μA -40 °C to +85 °C; VCC = 3.6 V; VI = 5.5 V or GND 5
Input leakage current II -20 20 μA -40 °C to +125 °C; VCC = 3.6 V; VI = 5.5 V or GND 5
Supply current ICC 0.1 10 μA -40 °C to +85 °C; VCC = 3.6 V; VI = VCC or GND; IO = 0 A 5
Supply current ICC 40 μA -40 °C to +125 °C; VCC = 3.6 V; VI = VCC or GND; IO = 0 A 5
Additional supply current ΔICC 5 500 μA -40 °C to +85 °C; per input pin; VCC = 2.7 V to 3.6 V; VI = VCC - 0.6 V; IO = 0 A 5
Input capacitance CI 4 pF VCC = 0 V to 3.6 V; VI = GND to VCC 5
Propagation delay nA, nB to nY tpd 10 ns VCC = 1.2 V 6
Propagation delay nA, nB to nY tpd 0.5 4.2 9 ns -40 °C to +85 °C; VCC = 1.65 V to 1.95 V 6
Propagation delay nA, nB to nY tpd 1.5 2.4 4.9 ns -40 °C to +85 °C; VCC = 2.3 V to 2.7 V 6
Propagation delay nA, nB to nY tpd 1.5 2.5 4.4 ns -40 °C to +85 °C; VCC = 2.7 V 6
Propagation delay nA, nB to nY tpd 1 2.2 3.8 ns -40 °C to +85 °C; VCC = 3.0 V to 3.6 V 6
Propagation delay nA, nB to nY tpd 0.5 10.4 ns -40 °C to +125 °C; VCC = 1.65 V to 1.95 V 6
Propagation delay nA, nB to nY tpd 1.5 5.7 ns -40 °C to +125 °C; VCC = 2.3 V to 2.7 V 6
Propagation delay nA, nB to nY tpd 1.5 5.5 ns -40 °C to +125 °C; VCC = 2.7 V 6
Propagation delay nA, nB to nY tpd 1 5 ns -40 °C to +125 °C; VCC = 3.0 V to 3.6 V 6
Output skew time tsk(o) 1 ns -40 °C to +85 °C; VCC = 3.0 V to 3.6 V 6

CAD (KiCad official)

  • Symbol: 74LVC32AD
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOP-14 (KiCad packages3D, STEP)
  • 3D model files: 74lvc32ad-etched.step / 74lvc32ad-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74lvc32ad.step / 74lvc32ad.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (14 pp, sha256 5b95ffd91b053608, retrieved 2026-10-31, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF