Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

74LVC2T45DC

Nexperia · Translators / Level Shifters · VSSOP-8-0.5mm

74LVC2T45DC from Nexperia, in a VSSOP-8-0.5mm. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC(A) power_in Supply voltage for port A and DIR input. Operating range 1.2 V to 5.5 V (abs max 6.5 V). When VCC(A) is at GND the device enters suspend mode with A and B in high-impedance OFF-state.
2 1A bidirectional Port A bit 1 data input or output, referenced to VCC(A). Direction set by DIR: when DIR = HIGH, 1A is an input and drives 1B; when DIR = LOW, 1A is an output driven by 1B. High-Z in suspend or 3-state mode.
3 2A bidirectional Port A bit 2 data input or output, referenced to VCC(A). Direction set by DIR: when DIR = HIGH, 2A is an input and drives 2B; when DIR = LOW, 2A is an output driven by 2B. High-Z in suspend or 3-state mode.
4 GND power_in Ground reference (0 V) for both supply domains.
5 DIR input Direction control input, referenced to VCC(A). HIGH selects transmission from nA to nB; LOW selects transmission from nB to nA. Input accepts voltages up to 5.5 V regardless of VCC(A).
6 2B bidirectional Port B bit 2 data input or output, referenced to VCC(B). Direction set by DIR: when DIR = LOW, 2B is an input and drives 2A; when DIR = HIGH, 2B is an output driven by 2A. High-Z in suspend or 3-state mode.
7 1B bidirectional Port B bit 1 data input or output, referenced to VCC(B). Direction set by DIR: when DIR = LOW, 1B is an input and drives 1A; when DIR = HIGH, 1B is an output driven by 1A. High-Z in suspend or 3-state mode.
8 VCC(B) power_in Supply voltage for port B. Operating range 1.2 V to 5.5 V (abs max 6.5 V), independent of VCC(A) so the part translates between any two rails in that range. When VCC(B) is at GND the device enters suspend mode with A and B in high-impedance OFF-state.

Key specifications

Parameter Value
Manufacturer Nexperia
Package VSSOP-8-0.5mm
Category Logic
Pins 8

Ordering variants

  • 74LVC2T45DC
  • 74LVC2T45DCGT
  • 74LVC2T45DCGF
  • 74LVC2T45DCGN
  • 74LVC2T45DCGS

CAD (KiCad official)

  • Symbol: 74LVC2T45DC
  • Footprint: Package_SO:VSSOP-8_2.3x2mm_P0.5mm
  • 3D model: VSSOP-8-0.5mm (KiCad packages3D, STEP)
  • 3D model files: 74lvc2t45dc-etched.step / 74lvc2t45dc-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74lvc2t45dc.step / 74lvc2t45dc.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (33 pp, sha256 9c2671f306ce6dc0, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF