component

74LVC2G74DC

Public Made by Adom

by adom

Nexperia Flip Flops, VSSOP-8-0.5mm. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic74lvc2g74dcfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
74lvc2g74dc / README.md
History Download
Ray Publish 0.1.0 77766aa 4h ago

74LVC2G74DC

Nexperia · Flip Flops · VSSOP-8-0.5mm

74LVC2G74DC from Nexperia, in a VSSOP-8-0.5mm. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CP input Clock input, edge-triggered on the LOW-to-HIGH transition; data at D that meets set-up and hold time is stored on that edge.
2 D input Data input that must meet the set-up and hold time requirements around the LOW-to-HIGH clock transition.
3 Q̄ output Complement output of the flip-flop.
4 GND power_in Ground (0 V).
5 Q output True output of the flip-flop.
6 RD input Asynchronous reset-direct input, active LOW; it forces Q LOW and Q̄ HIGH independently of CP.
7 SD input Asynchronous set-direct input, active LOW; it forces Q HIGH and Q̄ LOW independently of CP.
8 VCC power_in Supply voltage; recommended range is 1.65 V to 5.5 V, with an absolute maximum of -0.5 V to +6.5 V.

Key specifications

Parameter Value
Manufacturer Nexperia
Package VSSOP-8-0.5mm
Category Logic
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC 1.65 5.5 V 5
Input voltage VI 0 5.5 V 5
Output voltage VO 0 V Active mode; max printed as VCC 5
Output voltage VO 0 5.5 V Power-down mode; VCC = 0 V 5
Ambient temperature Tamb -40 125 °C 5
Input transition rise and fall rate Δt/ΔV 20 ns/V VCC = 1.65 V to 2.7 V 5
Input transition rise and fall rate Δt/ΔV 10 ns/V VCC = 2.7 V to 5.5 V 5
Supply voltage VCC -0.5 6.5 V 4
Input clamping current IIK -50 mA VI < 0 V 4
Input voltage VI -0.5 6.5 V 4
Output clamping current IOK -50 50 mA VO > VCC or VO < 0 V 4
Output voltage VO -0.5 V Active mode; max printed as VCC + 0.5 V 4
Output voltage VO -0.5 6.5 V Power-down mode; VCC = 0 V 4
Output current IO -50 50 mA VO = 0 V to VCC 4
Supply current ICC 100 mA 4
Ground current IGND -100 mA 4
Total power dissipation Ptot 250 mW Tamb = -40 °C to +125 °C 4
Storage temperature Tstg -65 150 °C 4
HIGH-level input voltage VIH 1.7 V -40 °C to +125 °C; VCC = 2.3 V to 2.7 V 5
HIGH-level input voltage VIH 2 V -40 °C to +125 °C; VCC = 2.7 V to 3.6 V 5
LOW-level input voltage VIL 0.7 V -40 °C to +125 °C; VCC = 2.3 V to 2.7 V 5
LOW-level input voltage VIL 0.8 V -40 °C to +125 °C; VCC = 2.7 V to 3.6 V 5
HIGH-level output voltage VOH 0.95 1.54 V -40 °C to +125 °C; IO = -4 mA; VCC = 1.65 V 5
HIGH-level output voltage VOH 1.7 2.15 V -40 °C to +125 °C; IO = -8 mA; VCC = 2.3 V 5
HIGH-level output voltage VOH 1.9 2.5 V -40 °C to +125 °C; IO = -12 mA; VCC = 2.7 V 5
HIGH-level output voltage VOH 2 2.62 V -40 °C to +125 °C; IO = -24 mA; VCC = 3.0 V 5
HIGH-level output voltage VOH 3.4 4.11 V -40 °C to +125 °C; IO = -32 mA; VCC = 4.5 V 5
LOW-level output voltage VOL 0.1 V -40 °C to +125 °C; IO = 100 μA; VCC = 1.65 V to 5.5 V 5
LOW-level output voltage VOL 0.07 0.7 V -40 °C to +125 °C; IO = 4 mA; VCC = 1.65 V 5
LOW-level output voltage VOL 0.12 0.45 V -40 °C to +125 °C; IO = 8 mA; VCC = 2.3 V 5
LOW-level output voltage VOL 0.17 0.6 V -40 °C to +125 °C; IO = 12 mA; VCC = 2.7 V 5
LOW-level output voltage VOL 0.33 0.8 V -40 °C to +125 °C; IO = 24 mA; VCC = 3.0 V 5
LOW-level output voltage VOL 0.39 0.8 V -40 °C to +125 °C; IO = 32 mA; VCC = 4.5 V 5
Input leakage current II -1 0.1 1 μA -40 °C to +125 °C; VI = 5.5 V or GND; VCC = 0 V to 5.5 V 6
Power-off leakage current IOFF -2 0.1 2 μA -40 °C to +125 °C; VI or VO = 5.5 V; VCC = 0 V 6
Supply current ICC 0.1 4 μA -40 °C to +125 °C; VI = 5.5 V or GND; VCC = 1.65 V to 5.5 V; IO = 0 A 6
Additional supply current ΔICC 5 500 μA -40 °C to +125 °C; per pin; VI = VCC - 0.6 V; IO = 0 A; VCC = 2.3 V to 5.5 V 6
Propagation delay CP to Q, Q tpd 1.5 6 13.4 ns VCC = 1.65 V to 1.95 V; see Fig. 6 6
Propagation delay CP to Q, Q tpd 1 3.5 7.1 ns VCC = 2.3 V to 2.7 V; see Fig. 6 6
Propagation delay CP to Q, Q tpd 1 3.5 5.9 ns VCC = 3.0 V to 3.6 V; see Fig. 6 6
Propagation delay CP to Q, Q tpd 1 2.5 4.1 ns VCC = 4.5 V to 5.5 V; see Fig. 6 6
Set-up time D to CP tsu 2.9 ns VCC = 1.65 V to 1.95 V; see Fig. 6 7
Set-up time D to CP tsu 1.7 ns VCC = 2.3 V to 2.7 V; see Fig. 6 7
Set-up time D to CP tsu 1.3 0.5 ns VCC = 3.0 V to 3.6 V; see Fig. 6 7
Set-up time D to CP tsu 1.1 ns VCC = 4.5 V to 5.5 V; see Fig. 6 7
Hold time D to CP th 1.5 ns VCC = 1.65 V to 1.95 V; see Fig. 6 7
Hold time D to CP th 1 ns VCC = 2.3 V to 2.7 V; see Fig. 6 7
Hold time D to CP th 1 0.6 ns VCC = 3.0 V to 3.6 V; see Fig. 6 7
Recovery time SD or RD trec 1.9 ns VCC = 1.65 V to 1.95 V; see Fig. 7 7
Recovery time SD or RD trec 1.4 ns VCC = 2.3 V to 2.7 V; see Fig. 7 7
Recovery time SD or RD trec 1.2 -3 ns VCC = 3.0 V to 3.6 V; see Fig. 7 7
Recovery time SD or RD trec 1 ns VCC = 4.5 V to 5.5 V; see Fig. 7 7
Maximum frequency CP fmax 80 MHz VCC = 1.65 V to 1.95 V; see Fig. 6 7
Maximum frequency CP fmax 175 MHz VCC = 2.3 V to 2.7 V; see Fig. 6 7
Maximum frequency CP fmax 175 280 MHz VCC = 3.0 V to 3.6 V; see Fig. 6 7
Maximum frequency CP fmax 200 MHz VCC = 4.5 V to 5.5 V; see Fig. 6 7

CAD (KiCad official)

  • Symbol: 74LVC2G74DC
  • Footprint: Package_SO:VSSOP-8_2.3x2mm_P0.5mm
  • 3D model: VSSOP-8-0.5mm (KiCad packages3D, STEP)
  • 3D model files: 74lvc2g74dc-etched.step / 74lvc2g74dc-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74lvc2g74dc.step / 74lvc2g74dc.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (18 pp, sha256 55e36faa3e129cb1, retrieved 2026-10-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF