main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs 74lvc1g86se-7: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
viewers pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray 2mo ago
74lvc1g86se-7-etched.fit.json 74lvc1g86se-7: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
74lvc1g86se-7-etched.glb 74lvc1g86se-7: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC bo… · Ray 14d ago
74lvc1g86se-7-etched.step 74lvc1g86se-7: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC bo… · Ray 14d ago
74lvc1g86se-7.glb Publish 0.1.0 · Ray 2mo ago
74lvc1g86se-7.kicad_mod Publish 0.1.0 · Ray 2mo ago
74lvc1g86se-7.kicad_sym Publish 0.1.0 · Ray 2mo ago
74lvc1g86se-7.lbr rebuild the library on adom-lbr 2.32.0. The published copy was built by 2.18.0, which imported every KiCad roundrect an… · Ray 2mo ago
74lvc1g86se-7.step Publish 0.1.0 · Ray 2mo ago
package.json Publish 0.2.0 · Ray 2mo ago
pads.json pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray 2mo ago
page.json 74lvc1g86se-7: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC bo… · Ray 14d ago
README.md 74lvc1g86se-7: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 1mo ago

74LVC1G86SE-7

Diodes Incorporated · Gates · SOT-353

74LVC1G86SE-7 from Diodes Incorporated, in a SOT-353. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A input Data input A. CMOS/TTL-compatible logic input, tolerant up to 5.5V independent of VCC. One of the two XOR gate inputs.
2 B input Data input B. CMOS/TTL-compatible logic input, tolerant up to 5.5V independent of VCC. One of the two XOR gate inputs.
3 GND power_in Ground reference (0V).
4 Y output Data output. Push-pull CMOS output implementing Y = A XOR B. Rated ±24mA drive at VCC = 3.3V; disabled by IOFF circuitry when powered down.
5 VCC power_in Supply voltage. Recommended operating range 1.65V to 5.5V (data retention down to 1.5V). Absolute maximum -0.5V to 6.5V.

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package SOT-353
Category Logic
Pins 5

Ordering variants

  • 74LVC1G86SE-7
  • 74LVC1G86SE-7W5
  • 74LVC1G86SE-7Z
  • 74LVC1G86SE-7FS3
  • 74LVC1G86SE-7FW5
  • 74LVC1G86SE-7FW4
  • 74LVC1G86SE-7FX4
  • 74LVC1G86SE-7FZ4

CAD (KiCad official)

  • Symbol: 74LVC1G86SE-7
  • Footprint: Package_TO_SOT_SMD:SOT-353_SC-70-5
  • 3D model: SOT-353 (KiCad packages3D, STEP)
  • 3D model files: 74lvc1g86se-7-etched.step / 74lvc1g86se-7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74lvc1g86se-7.step / 74lvc1g86se-7.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
74lvc1g86se-7.step 87 KB You want the bare part, or you mark your own boards.
74lvc1g86se-7-etched.step 2.1 MB You want the part with 74LVC1G86SE-7 already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 521 faces against 102 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (16 pp, sha256 94fbd75b8213437d, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF