Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

74LVC1G08QSE-7

Diodes Incorporated · Logic Gates · SOT-353

74LVC1G08QSE-7 from Diodes Incorporated, in a SOT-353. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A input Data input A of the 2-input AND gate; tolerant to 5.5V, and unused inputs should be held at VCC or ground.
2 B input Data input B of the 2-input AND gate; tolerant to 5.5V, and unused inputs should be held at VCC or ground.
3 GND power_in Ground.
4 Y output Push-pull data output Y = A·B, with ±24mA drive at 3.3V and disabled by IOFF circuitry when powered down.
5 VCC power_in Supply voltage, 1.65V to 5.5V operating range.

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package SOT-353
Category Logic
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
High Level Output Voltage VOH -0.1 V VI = VIH or VIL, IOH = -100μA, VCC 1.65V to 5.5V; min = VCC, 0.1 (offset from VCC) 4
High Level Output Voltage VOH 0.95 V VI = VIH or VIL, IOH = -4mA, VCC 1.65V 4
High Level Output Voltage VOH 1.7 V VI = VIH or VIL, IOH = -8mA, VCC 2.3V 4
High Level Output Voltage VOH 1.9 V VI = VIH or VIL, IOH = -12mA, VCC 2.7V 4
High Level Output Voltage VOH 2 V VI = VIH or VIL, IOH = -24mA, VCC 3V 4
High Level Output Voltage VOH 3.4 V VI = VIH or VIL, IOH = -32mA, VCC 4.5V 4
Low Level Output Voltage VOL 0.1 V VI = VIH or VIL, IOL = 100μA, VCC 1.65V to 5.5V 4
Low Level Output Voltage VOL 0.7 V VI = VIH or VIL, IOL = 4mA, VCC 1.65V 4
Low Level Output Voltage VOL 0.45 V VI = VIH or VIL, IOL = 8mA, VCC 2.3V 4
Low Level Output Voltage VOL 0.6 V VI = VIH or VIL, IOL = 12mA, VCC 2.7V 4
Low Level Output Voltage VOL 0.8 V VI = VIH or VIL, IOL = 24mA, VCC 3V 4
Input Current II -1 0.1 1 μA VI = 5.5V or GND, VCC 0 to 5.5V; typ printed as ±0.1 4
Power Down Leakage Current IOFF -2 2 μA VI or VO = 5.5V, VCC 0V 4
Supply Current ICC 0.1 4 μA VI = 5.5V or GND, IO = 0, VCC 5.5V 4
Additional Supply Current ΔICC 500 μA One input at VCC, 0.6V, other inputs at VCC or GND, VCC 3V to 5.5V 4
Propagation Delay A or B to Y tPD 1 3.4 10.5 ns VCC = 1.8V ± 0.15V, TA = -40°C to +125°C 4
Propagation Delay A or B to Y tPD 0.5 2.2 7 ns VCC = 2.5V ± 0.2V, TA = -40°C to +125°C 4
Propagation Delay A or B to Y tPD 0.5 2.5 7 ns VCC = 2.7V, TA = -40°C to +125°C 4
Propagation Delay A or B to Y tPD 0.5 2.1 6 ns VCC = 3.3V ± 0.3V, TA = -40°C to +125°C 4
Propagation Delay A or B to Y tPD 0.5 1.7 5.5 ns VCC = 5.0V ± 0.5V, TA = -40°C to +125°C 4
Input Capacitance CI 5 pF VI = GND to VCC, VCC 3.3V 4
Power Dissipation Capacitance CPD 15 pF f = 10MHz, VCC = 1.8V, TA = +25°C 4
Power Dissipation Capacitance CPD 16 pF f = 10MHz, VCC = 2.5V, TA = +25°C 4
Thermal Resistance Junction-to-Ambient θJA 385 °C/W SOT353, Note 7 4
Thermal Resistance Junction-to-Case θJC 164 °C/W SOT353, Note 7 4
Supply Voltage Range VCC -0.5 6.5 V 2
Input Voltage Range VI -0.5 6.5 V 2
Voltage Applied to Output in High Impedance or IOFF State VO -0.5 6.5 V 2
Voltage Applied to Output in High or Low State VO -0.5 V max printed as VCC + 0.5 2
Input Clamp Current IIK -50 mA VI < 0 2
Output Clamp Current IOK -50 mA 2
Continuous Output Current IO -50 50 mA 2
Continuous Current Through VCC or GND ICC, IGND -100 100 mA 2
Operating Junction Temperature TJ -40 150 °C 2
Storage Temperature TSTG -65 150 °C 2
ESD HBM ESD HBM 2 kV Human Body Model 2
ESD CDM ESD CDM 1 kV Charged Device Model 2
Operating Voltage VCC 1.65 5.5 V Operating 3
Data Retention Voltage VCC 1.5 V Data Retention Only 3
High-Level Input Voltage VIH 0.65 V VCC = 1.65V to 1.95V; min printed as 0.65 × VCC 3
High-Level Input Voltage VIH 1.7 V VCC = 2.3V to 2.7V 3
High-Level Input Voltage VIH 2 V VCC = 3V to 3.6V 3
High-Level Input Voltage VIH 0.7 V VCC = 4.5V to 5.5V; min printed as 0.7 × VCC 3
Low-Level Input Voltage VIL 0.35 V VCC = 1.65V to 1.95V; max printed as 0.35 × VCC 3
Low-Level Input Voltage VIL 0.7 V VCC = 2.3V to 2.7V 3
Low-Level Input Voltage VIL 0.8 V VCC = 3V to 3.6V 3
Low-Level Input Voltage VIL 0.3 V VCC = 4.5V to 5.5V; max printed as 0.3 × VCC 3
Input Voltage VI 0 5.5 V 3
Output Voltage VO 0 V max printed as VCC 3
High-Level Output Current IOH -4 mA VCC = 1.65V 3
High-Level Output Current IOH -8 mA VCC = 2.3V 3
High-Level Output Current IOH -12 mA VCC = 2.7V 3
High-Level Output Current IOH -24 mA VCC = 3V 3
High-Level Output Current IOH -32 mA VCC = 4.5V 3
Low-Level Output Current IOL 24 mA VCC = 3V 3
Low-Level Output Current IOL 32 mA VCC = 4.5V 3
Operating Free-Air Temperature TA -40 125 °C 3

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts tin  Terminals: Finish, Matte Tin Plated Leads, Solderable per MIL-STD-202, Method 208  Weight: 0.0158 grams (Approximate) 8

CAD (KiCad official)

  • Symbol: 74LVC1G08QSE-7
  • Footprint: Package_TO_SOT_SMD:SOT-353_SC-70-5
  • 3D model: SOT-353 (KiCad packages3D, STEP)
  • 3D model files: 74lvc1g08qse-7-etched.step / 74lvc1g08qse-7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); 74lvc1g08qse-7.step / 74lvc1g08qse-7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (9 pp, sha256 2c1939e9ec505885, retrieved 2026-10-22, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF