component
74LVC1G02SE-7
Public Made by Adomby adom
Diodes Incorporated Gates, SOT-353. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 1mo ago |
| viewers | 2mo ago |
| 74lvc1g02se-7-etched.fit.json | 1mo ago |
| 74lvc1g02se-7-etched.glb | 13d ago |
| 74lvc1g02se-7-etched.step | 13d ago |
| 74lvc1g02se-7.glb | 2mo ago |
| 74lvc1g02se-7.kicad_mod | 2mo ago |
| 74lvc1g02se-7.kicad_sym | 2mo ago |
| 74lvc1g02se-7.lbr | 2mo ago |
| 74lvc1g02se-7.step | 2mo ago |
| package.json | 2mo ago |
| pads.json | 2mo ago |
| page.json | 13d ago |
| README.md | 1mo ago |
74LVC1G02SE-7
Diodes Incorporated · Gates · SOT-353
74LVC1G02SE-7 from Diodes Incorporated, in a SOT-353. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | A | input | Data input A of the 2-input NOR gate. CMOS/TTL-compatible logic input, tolerant up to 5.5 V regardless of VCC. Y = NOT(A + B). |
| 2 | B | input | Data input B of the 2-input NOR gate. CMOS/TTL-compatible logic input, tolerant up to 5.5 V regardless of VCC. Y = NOT(A + B). |
| 3 | GND | power_in | Ground reference (0 V). Connect to the system ground plane. |
| 4 | Y | output | Push-pull NOR gate data output. Y = NOT(A + B). Sources/sinks up to ±24 mA at VCC = 3.3 V (up to ±32 mA at 4.5 V). |
| 5 | VCC | power_in | Positive supply voltage input. Operating range 1.65 V to 5.5 V (data retention only down to 1.5 V). Decouple with a local bypass capacitor to GND. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Diodes Incorporated |
| Package | SOT-353 |
| Category | Logic |
| Pins | 5 |
Ordering variants
74LVC1G02SE-774LVC1G02SE-7W574LVC1G02SE-7Z74LVC1G02SE-7FS374LVC1G02SE-7FW574LVC1G02SE-7FW474LVC1G02SE-7FX474LVC1G02SE-7FZ4
CAD (KiCad official)
- Symbol:
74LVC1G02SE-7 - Footprint:
Package_TO_SOT_SMD:SOT-353_SC-70-5 - 3D model: SOT-353 (KiCad packages3D, STEP)
- 3D model files:
74lvc1g02se-7-etched.step/74lvc1g02se-7-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);74lvc1g02se-7.step/74lvc1g02se-7.glbare the bare package body.
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
74lvc1g02se-7.step |
87 KB | You want the bare part, or you mark your own boards. |
74lvc1g02se-7-etched.step |
2.0 MB | You want the part with 74LVC1G02SE-7 already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 498 faces against 102 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Diodes Incorporated datasheet (16 pp, sha256
7a24803211890e11, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).